mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-23 12:43:55 +08:00
drm/i915/icl: Add configuring MOCS in new Icelake engines
In Icelake, there are more engines on which Memory Object Control States need to be configured. Besides adding Icelake under Skylake config, the patch makes sure MOCS register addresses for the new engines are properly defined. Additional patch might be need later, in case the specification will propose different MOCS config values for Icelake than in previous gens. v2: Restricted comments to gen11, updated description, renamed defines. v3: Used proper engine indexes for gen11. v4: Ensure patch is Icelake only. v5: Style fixes (proposed by mwajdeczko) v6 (from Paulo): fix checkpatch's COMMIT_LOG_LONG_LINE (Checkpatch). BSpec: 19405 BSpec: 21140 Cc: Oscar Mateo Lozano <oscar.mateo@intel.com> Cc: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Reviewed-by: Michel Thierry <michel.thierry@intel.com> Signed-off-by: Tomasz Lis <tomasz.lis@intel.com> Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20180502223142.3891-1-paulo.r.zanoni@intel.com
This commit is contained in:
parent
bd4cd03c81
commit
74ba22ead5
@ -9864,6 +9864,8 @@ enum skl_power_gate {
|
|||||||
#define GEN9_MFX1_MOCS(i) _MMIO(0xca00 + (i) * 4) /* Media 1 MOCS registers */
|
#define GEN9_MFX1_MOCS(i) _MMIO(0xca00 + (i) * 4) /* Media 1 MOCS registers */
|
||||||
#define GEN9_VEBOX_MOCS(i) _MMIO(0xcb00 + (i) * 4) /* Video MOCS registers */
|
#define GEN9_VEBOX_MOCS(i) _MMIO(0xcb00 + (i) * 4) /* Video MOCS registers */
|
||||||
#define GEN9_BLT_MOCS(i) _MMIO(0xcc00 + (i) * 4) /* Blitter MOCS registers */
|
#define GEN9_BLT_MOCS(i) _MMIO(0xcc00 + (i) * 4) /* Blitter MOCS registers */
|
||||||
|
/* Media decoder 2 MOCS registers */
|
||||||
|
#define GEN11_MFX2_MOCS(i) _MMIO(0x10000 + (i) * 4)
|
||||||
|
|
||||||
/* gamt regs */
|
/* gamt regs */
|
||||||
#define GEN8_L3_LRA_1_GPGPU _MMIO(0x4dd4)
|
#define GEN8_L3_LRA_1_GPGPU _MMIO(0x4dd4)
|
||||||
|
@ -178,7 +178,8 @@ static bool get_mocs_settings(struct drm_i915_private *dev_priv,
|
|||||||
{
|
{
|
||||||
bool result = false;
|
bool result = false;
|
||||||
|
|
||||||
if (IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv)) {
|
if (IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv) ||
|
||||||
|
IS_ICELAKE(dev_priv)) {
|
||||||
table->size = ARRAY_SIZE(skylake_mocs_table);
|
table->size = ARRAY_SIZE(skylake_mocs_table);
|
||||||
table->table = skylake_mocs_table;
|
table->table = skylake_mocs_table;
|
||||||
result = true;
|
result = true;
|
||||||
@ -217,6 +218,8 @@ static i915_reg_t mocs_register(enum intel_engine_id engine_id, int index)
|
|||||||
return GEN9_VEBOX_MOCS(index);
|
return GEN9_VEBOX_MOCS(index);
|
||||||
case VCS2:
|
case VCS2:
|
||||||
return GEN9_MFX1_MOCS(index);
|
return GEN9_MFX1_MOCS(index);
|
||||||
|
case VCS3:
|
||||||
|
return GEN11_MFX2_MOCS(index);
|
||||||
default:
|
default:
|
||||||
MISSING_CASE(engine_id);
|
MISSING_CASE(engine_id);
|
||||||
return INVALID_MMIO_REG;
|
return INVALID_MMIO_REG;
|
||||||
|
Loading…
Reference in New Issue
Block a user