|
|
|
@ -6,6 +6,7 @@
|
|
|
|
|
#include <linux/dcbnl.h>
|
|
|
|
|
#include <linux/if_ether.h>
|
|
|
|
|
#include <linux/list.h>
|
|
|
|
|
#include <linux/netlink.h>
|
|
|
|
|
|
|
|
|
|
#include "spectrum.h"
|
|
|
|
|
#include "core.h"
|
|
|
|
@ -15,6 +16,8 @@
|
|
|
|
|
struct mlxsw_sp_sb_pr {
|
|
|
|
|
enum mlxsw_reg_sbpr_mode mode;
|
|
|
|
|
u32 size;
|
|
|
|
|
u8 freeze_mode:1,
|
|
|
|
|
freeze_size:1;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct mlxsw_cp_sb_occ {
|
|
|
|
@ -27,6 +30,8 @@ struct mlxsw_sp_sb_cm {
|
|
|
|
|
u32 max_buff;
|
|
|
|
|
u16 pool_index;
|
|
|
|
|
struct mlxsw_cp_sb_occ occ;
|
|
|
|
|
u8 freeze_pool:1,
|
|
|
|
|
freeze_thresh:1;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#define MLXSW_SP_SB_INFI -1U
|
|
|
|
@ -48,7 +53,12 @@ struct mlxsw_sp_sb_pool_des {
|
|
|
|
|
u8 pool;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* Order ingress pools before egress pools. */
|
|
|
|
|
#define MLXSW_SP_SB_POOL_ING 0
|
|
|
|
|
#define MLXSW_SP_SB_POOL_EGR 4
|
|
|
|
|
#define MLXSW_SP_SB_POOL_EGR_MC 8
|
|
|
|
|
#define MLXSW_SP_SB_POOL_ING_CPU 9
|
|
|
|
|
#define MLXSW_SP_SB_POOL_EGR_CPU 10
|
|
|
|
|
|
|
|
|
|
static const struct mlxsw_sp_sb_pool_des mlxsw_sp1_sb_pool_dess[] = {
|
|
|
|
|
{MLXSW_REG_SBXX_DIR_INGRESS, 0},
|
|
|
|
|
{MLXSW_REG_SBXX_DIR_INGRESS, 1},
|
|
|
|
@ -59,6 +69,8 @@ static const struct mlxsw_sp_sb_pool_des mlxsw_sp1_sb_pool_dess[] = {
|
|
|
|
|
{MLXSW_REG_SBXX_DIR_EGRESS, 2},
|
|
|
|
|
{MLXSW_REG_SBXX_DIR_EGRESS, 3},
|
|
|
|
|
{MLXSW_REG_SBXX_DIR_EGRESS, 15},
|
|
|
|
|
{MLXSW_REG_SBXX_DIR_INGRESS, 4},
|
|
|
|
|
{MLXSW_REG_SBXX_DIR_EGRESS, 4},
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const struct mlxsw_sp_sb_pool_des mlxsw_sp2_sb_pool_dess[] = {
|
|
|
|
@ -71,6 +83,8 @@ static const struct mlxsw_sp_sb_pool_des mlxsw_sp2_sb_pool_dess[] = {
|
|
|
|
|
{MLXSW_REG_SBXX_DIR_EGRESS, 2},
|
|
|
|
|
{MLXSW_REG_SBXX_DIR_EGRESS, 3},
|
|
|
|
|
{MLXSW_REG_SBXX_DIR_EGRESS, 15},
|
|
|
|
|
{MLXSW_REG_SBXX_DIR_INGRESS, 4},
|
|
|
|
|
{MLXSW_REG_SBXX_DIR_EGRESS, 4},
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#define MLXSW_SP_SB_ING_TC_COUNT 8
|
|
|
|
@ -94,6 +108,7 @@ struct mlxsw_sp_sb_vals {
|
|
|
|
|
unsigned int pool_count;
|
|
|
|
|
const struct mlxsw_sp_sb_pool_des *pool_dess;
|
|
|
|
|
const struct mlxsw_sp_sb_pm *pms;
|
|
|
|
|
const struct mlxsw_sp_sb_pm *pms_cpu;
|
|
|
|
|
const struct mlxsw_sp_sb_pr *prs;
|
|
|
|
|
const struct mlxsw_sp_sb_mm *mms;
|
|
|
|
|
const struct mlxsw_sp_sb_cm *cms_ingress;
|
|
|
|
@ -275,7 +290,7 @@ static int mlxsw_sp_port_pb_init(struct mlxsw_sp_port *mlxsw_sp_port)
|
|
|
|
|
{
|
|
|
|
|
const u32 pbs[] = {
|
|
|
|
|
[0] = MLXSW_SP_PB_HEADROOM * mlxsw_sp_port->mapping.width,
|
|
|
|
|
[9] = 2 * MLXSW_PORT_MAX_MTU,
|
|
|
|
|
[9] = MLXSW_PORT_MAX_MTU,
|
|
|
|
|
};
|
|
|
|
|
struct mlxsw_sp *mlxsw_sp = mlxsw_sp_port->mlxsw_sp;
|
|
|
|
|
char pbmc_pl[MLXSW_REG_PBMC_LEN];
|
|
|
|
@ -390,46 +405,60 @@ static void mlxsw_sp_sb_ports_fini(struct mlxsw_sp *mlxsw_sp)
|
|
|
|
|
.size = _size, \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#define MLXSW_SP1_SB_PR_INGRESS_SIZE 12440000
|
|
|
|
|
#define MLXSW_SP1_SB_PR_INGRESS_MNG_SIZE (200 * 1000)
|
|
|
|
|
#define MLXSW_SP1_SB_PR_EGRESS_SIZE 13232000
|
|
|
|
|
#define MLXSW_SP_SB_PR_EXT(_mode, _size, _freeze_mode, _freeze_size) \
|
|
|
|
|
{ \
|
|
|
|
|
.mode = _mode, \
|
|
|
|
|
.size = _size, \
|
|
|
|
|
.freeze_mode = _freeze_mode, \
|
|
|
|
|
.freeze_size = _freeze_size, \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#define MLXSW_SP1_SB_PR_INGRESS_SIZE 12440000
|
|
|
|
|
#define MLXSW_SP1_SB_PR_EGRESS_SIZE 13232000
|
|
|
|
|
#define MLXSW_SP1_SB_PR_CPU_SIZE (256 * 1000)
|
|
|
|
|
|
|
|
|
|
/* Order according to mlxsw_sp1_sb_pool_dess */
|
|
|
|
|
static const struct mlxsw_sp_sb_pr mlxsw_sp1_sb_prs[] = {
|
|
|
|
|
/* Ingress pools. */
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC,
|
|
|
|
|
MLXSW_SP1_SB_PR_INGRESS_SIZE),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC, 0),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC, 0),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC,
|
|
|
|
|
MLXSW_SP1_SB_PR_INGRESS_MNG_SIZE),
|
|
|
|
|
/* Egress pools. */
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC,
|
|
|
|
|
MLXSW_SP1_SB_PR_EGRESS_SIZE),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC, 0),
|
|
|
|
|
MLXSW_SP_SB_PR_EXT(MLXSW_REG_SBPR_MODE_DYNAMIC,
|
|
|
|
|
MLXSW_SP1_SB_PR_EGRESS_SIZE, true, false),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC, 0),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC, 0),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC, 0),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_STATIC, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_PR_EXT(MLXSW_REG_SBPR_MODE_STATIC, MLXSW_SP_SB_INFI,
|
|
|
|
|
true, true),
|
|
|
|
|
MLXSW_SP_SB_PR_EXT(MLXSW_REG_SBPR_MODE_DYNAMIC,
|
|
|
|
|
MLXSW_SP1_SB_PR_CPU_SIZE, true, false),
|
|
|
|
|
MLXSW_SP_SB_PR_EXT(MLXSW_REG_SBPR_MODE_DYNAMIC,
|
|
|
|
|
MLXSW_SP1_SB_PR_CPU_SIZE, true, false),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#define MLXSW_SP2_SB_PR_INGRESS_SIZE 40960000
|
|
|
|
|
#define MLXSW_SP2_SB_PR_INGRESS_MNG_SIZE (200 * 1000)
|
|
|
|
|
#define MLXSW_SP2_SB_PR_EGRESS_SIZE 40960000
|
|
|
|
|
#define MLXSW_SP2_SB_PR_CPU_SIZE (256 * 1000)
|
|
|
|
|
|
|
|
|
|
/* Order according to mlxsw_sp2_sb_pool_dess */
|
|
|
|
|
static const struct mlxsw_sp_sb_pr mlxsw_sp2_sb_prs[] = {
|
|
|
|
|
/* Ingress pools. */
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC,
|
|
|
|
|
MLXSW_SP2_SB_PR_INGRESS_SIZE),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_STATIC, 0),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_STATIC, 0),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC,
|
|
|
|
|
MLXSW_SP2_SB_PR_INGRESS_MNG_SIZE),
|
|
|
|
|
/* Egress pools. */
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC,
|
|
|
|
|
MLXSW_SP2_SB_PR_EGRESS_SIZE),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_STATIC, 0),
|
|
|
|
|
MLXSW_SP_SB_PR_EXT(MLXSW_REG_SBPR_MODE_DYNAMIC,
|
|
|
|
|
MLXSW_SP2_SB_PR_EGRESS_SIZE, true, false),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_STATIC, 0),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_STATIC, 0),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_STATIC, 0),
|
|
|
|
|
MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_STATIC, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_PR_EXT(MLXSW_REG_SBPR_MODE_STATIC, MLXSW_SP_SB_INFI,
|
|
|
|
|
true, true),
|
|
|
|
|
MLXSW_SP_SB_PR_EXT(MLXSW_REG_SBPR_MODE_DYNAMIC,
|
|
|
|
|
MLXSW_SP2_SB_PR_CPU_SIZE, true, false),
|
|
|
|
|
MLXSW_SP_SB_PR_EXT(MLXSW_REG_SBPR_MODE_DYNAMIC,
|
|
|
|
|
MLXSW_SP2_SB_PR_CPU_SIZE, true, false),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static int mlxsw_sp_sb_prs_init(struct mlxsw_sp *mlxsw_sp,
|
|
|
|
@ -464,83 +493,106 @@ static int mlxsw_sp_sb_prs_init(struct mlxsw_sp *mlxsw_sp,
|
|
|
|
|
.pool_index = _pool, \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#define MLXSW_SP_SB_CM_ING(_min_buff, _max_buff) \
|
|
|
|
|
{ \
|
|
|
|
|
.min_buff = _min_buff, \
|
|
|
|
|
.max_buff = _max_buff, \
|
|
|
|
|
.pool_index = MLXSW_SP_SB_POOL_ING, \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#define MLXSW_SP_SB_CM_EGR(_min_buff, _max_buff) \
|
|
|
|
|
{ \
|
|
|
|
|
.min_buff = _min_buff, \
|
|
|
|
|
.max_buff = _max_buff, \
|
|
|
|
|
.pool_index = MLXSW_SP_SB_POOL_EGR, \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#define MLXSW_SP_SB_CM_EGR_MC(_min_buff, _max_buff) \
|
|
|
|
|
{ \
|
|
|
|
|
.min_buff = _min_buff, \
|
|
|
|
|
.max_buff = _max_buff, \
|
|
|
|
|
.pool_index = MLXSW_SP_SB_POOL_EGR_MC, \
|
|
|
|
|
.freeze_pool = true, \
|
|
|
|
|
.freeze_thresh = true, \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static const struct mlxsw_sp_sb_cm mlxsw_sp1_sb_cms_ingress[] = {
|
|
|
|
|
MLXSW_SP_SB_CM(10000, 8, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, 0, 0), /* dummy, this PG does not exist */
|
|
|
|
|
MLXSW_SP_SB_CM(20000, 1, 3),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(10000, 8),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, 0), /* dummy, this PG does not exist */
|
|
|
|
|
MLXSW_SP_SB_CM(10000, 8, MLXSW_SP_SB_POOL_ING_CPU),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const struct mlxsw_sp_sb_cm mlxsw_sp2_sb_cms_ingress[] = {
|
|
|
|
|
MLXSW_SP_SB_CM(0, 7, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
|
|
|
|
|
MLXSW_SP_SB_CM(0, 0, 0), /* dummy, this PG does not exist */
|
|
|
|
|
MLXSW_SP_SB_CM(20000, 1, 3),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, 7),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_CM_ING(0, 0), /* dummy, this PG does not exist */
|
|
|
|
|
MLXSW_SP_SB_CM(10000, 8, MLXSW_SP_SB_POOL_ING_CPU),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const struct mlxsw_sp_sb_cm mlxsw_sp1_sb_cms_egress[] = {
|
|
|
|
|
MLXSW_SP_SB_CM(1500, 9, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(1500, 9, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(1500, 9, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(1500, 9, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(1500, 9, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(1500, 9, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(1500, 9, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(1500, 9, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(1, 0xff, 4),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(1500, 9),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(1500, 9),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(1500, 9),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(1500, 9),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(1500, 9),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(1500, 9),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(1500, 9),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(1500, 9),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(1, 0xff),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const struct mlxsw_sp_sb_cm mlxsw_sp2_sb_cms_egress[] = {
|
|
|
|
|
MLXSW_SP_SB_CM(0, 7, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(0, 7, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(0, 7, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(0, 7, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(0, 7, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(0, 7, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(0, 7, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(0, 7, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
|
|
|
|
|
MLXSW_SP_SB_CM(1, 0xff, 4),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(0, 7),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(0, 7),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(0, 7),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(0, 7),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(0, 7),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(0, 7),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(0, 7),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(0, 7),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR_MC(0, MLXSW_SP_SB_INFI),
|
|
|
|
|
MLXSW_SP_SB_CM_EGR(1, 0xff),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#define MLXSW_SP_CPU_PORT_SB_CM MLXSW_SP_SB_CM(0, 0, 4)
|
|
|
|
|
#define MLXSW_SP_CPU_PORT_SB_CM MLXSW_SP_SB_CM(0, 0, MLXSW_SP_SB_POOL_EGR_CPU)
|
|
|
|
|
|
|
|
|
|
static const struct mlxsw_sp_sb_cm mlxsw_sp_cpu_port_sb_cms[] = {
|
|
|
|
|
MLXSW_SP_CPU_PORT_SB_CM,
|
|
|
|
|
MLXSW_SP_SB_CM(MLXSW_PORT_MAX_MTU, 0, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(MLXSW_PORT_MAX_MTU, 0, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(MLXSW_PORT_MAX_MTU, 0, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(MLXSW_PORT_MAX_MTU, 0, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(MLXSW_PORT_MAX_MTU, 0, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(1000, 8, MLXSW_SP_SB_POOL_EGR_CPU),
|
|
|
|
|
MLXSW_SP_SB_CM(1000, 8, MLXSW_SP_SB_POOL_EGR_CPU),
|
|
|
|
|
MLXSW_SP_SB_CM(1000, 8, MLXSW_SP_SB_POOL_EGR_CPU),
|
|
|
|
|
MLXSW_SP_SB_CM(1000, 8, MLXSW_SP_SB_POOL_EGR_CPU),
|
|
|
|
|
MLXSW_SP_SB_CM(1000, 8, MLXSW_SP_SB_POOL_EGR_CPU),
|
|
|
|
|
MLXSW_SP_CPU_PORT_SB_CM,
|
|
|
|
|
MLXSW_SP_SB_CM(MLXSW_PORT_MAX_MTU, 0, 4),
|
|
|
|
|
MLXSW_SP_SB_CM(1000, 8, MLXSW_SP_SB_POOL_EGR_CPU),
|
|
|
|
|
MLXSW_SP_CPU_PORT_SB_CM,
|
|
|
|
|
MLXSW_SP_CPU_PORT_SB_CM,
|
|
|
|
|
MLXSW_SP_CPU_PORT_SB_CM,
|
|
|
|
@ -648,80 +700,116 @@ static int mlxsw_sp_cpu_port_sb_cms_init(struct mlxsw_sp *mlxsw_sp)
|
|
|
|
|
.max_buff = _max_buff, \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Order according to mlxsw_sp1_sb_pool_dess */
|
|
|
|
|
static const struct mlxsw_sp_sb_pm mlxsw_sp1_sb_pms[] = {
|
|
|
|
|
/* Ingress pools. */
|
|
|
|
|
MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MAX),
|
|
|
|
|
MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MAX),
|
|
|
|
|
/* Egress pools. */
|
|
|
|
|
MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 7),
|
|
|
|
|
MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
MLXSW_SP_SB_PM(10000, 90000),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 8), /* 50% occupancy */
|
|
|
|
|
MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* Order according to mlxsw_sp2_sb_pool_dess */
|
|
|
|
|
static const struct mlxsw_sp_sb_pm mlxsw_sp2_sb_pms[] = {
|
|
|
|
|
/* Ingress pools. */
|
|
|
|
|
MLXSW_SP_SB_PM(0, 7),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MAX),
|
|
|
|
|
/* Egress pools. */
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 7),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(10000, 90000),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 8), /* 50% occupancy */
|
|
|
|
|
MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static int mlxsw_sp_port_sb_pms_init(struct mlxsw_sp_port *mlxsw_sp_port)
|
|
|
|
|
/* Order according to mlxsw_sp*_sb_pool_dess */
|
|
|
|
|
static const struct mlxsw_sp_sb_pm mlxsw_sp_cpu_port_sb_pms[] = {
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 90000),
|
|
|
|
|
MLXSW_SP_SB_PM(0, 0),
|
|
|
|
|
MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MAX),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static int mlxsw_sp_sb_pms_init(struct mlxsw_sp *mlxsw_sp, u8 local_port,
|
|
|
|
|
const struct mlxsw_sp_sb_pm *pms,
|
|
|
|
|
bool skip_ingress)
|
|
|
|
|
{
|
|
|
|
|
struct mlxsw_sp *mlxsw_sp = mlxsw_sp_port->mlxsw_sp;
|
|
|
|
|
int i;
|
|
|
|
|
int err;
|
|
|
|
|
int i, err;
|
|
|
|
|
|
|
|
|
|
for (i = 0; i < mlxsw_sp->sb_vals->pool_count; i++) {
|
|
|
|
|
const struct mlxsw_sp_sb_pm *pm = &mlxsw_sp->sb_vals->pms[i];
|
|
|
|
|
const struct mlxsw_sp_sb_pm *pm = &pms[i];
|
|
|
|
|
const struct mlxsw_sp_sb_pool_des *des;
|
|
|
|
|
u32 max_buff;
|
|
|
|
|
u32 min_buff;
|
|
|
|
|
|
|
|
|
|
des = &mlxsw_sp->sb_vals->pool_dess[i];
|
|
|
|
|
if (skip_ingress && des->dir == MLXSW_REG_SBXX_DIR_INGRESS)
|
|
|
|
|
continue;
|
|
|
|
|
|
|
|
|
|
min_buff = mlxsw_sp_bytes_cells(mlxsw_sp, pm->min_buff);
|
|
|
|
|
max_buff = pm->max_buff;
|
|
|
|
|
if (mlxsw_sp_sb_pool_is_static(mlxsw_sp, i))
|
|
|
|
|
max_buff = mlxsw_sp_bytes_cells(mlxsw_sp, max_buff);
|
|
|
|
|
err = mlxsw_sp_sb_pm_write(mlxsw_sp, mlxsw_sp_port->local_port,
|
|
|
|
|
i, min_buff, max_buff);
|
|
|
|
|
err = mlxsw_sp_sb_pm_write(mlxsw_sp, local_port, i, min_buff,
|
|
|
|
|
max_buff);
|
|
|
|
|
if (err)
|
|
|
|
|
return err;
|
|
|
|
|
}
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#define MLXSW_SP_SB_MM(_min_buff, _max_buff, _pool) \
|
|
|
|
|
static int mlxsw_sp_port_sb_pms_init(struct mlxsw_sp_port *mlxsw_sp_port)
|
|
|
|
|
{
|
|
|
|
|
struct mlxsw_sp *mlxsw_sp = mlxsw_sp_port->mlxsw_sp;
|
|
|
|
|
|
|
|
|
|
return mlxsw_sp_sb_pms_init(mlxsw_sp, mlxsw_sp_port->local_port,
|
|
|
|
|
mlxsw_sp->sb_vals->pms, false);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int mlxsw_sp_cpu_port_sb_pms_init(struct mlxsw_sp *mlxsw_sp)
|
|
|
|
|
{
|
|
|
|
|
return mlxsw_sp_sb_pms_init(mlxsw_sp, 0, mlxsw_sp->sb_vals->pms_cpu,
|
|
|
|
|
true);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#define MLXSW_SP_SB_MM(_min_buff, _max_buff) \
|
|
|
|
|
{ \
|
|
|
|
|
.min_buff = _min_buff, \
|
|
|
|
|
.max_buff = _max_buff, \
|
|
|
|
|
.pool_index = _pool, \
|
|
|
|
|
.pool_index = MLXSW_SP_SB_POOL_EGR, \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static const struct mlxsw_sp_sb_mm mlxsw_sp_sb_mms[] = {
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6, 4),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
MLXSW_SP_SB_MM(0, 6),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static int mlxsw_sp_sb_mms_init(struct mlxsw_sp *mlxsw_sp)
|
|
|
|
@ -755,21 +843,22 @@ static void mlxsw_sp_pool_count(struct mlxsw_sp *mlxsw_sp,
|
|
|
|
|
{
|
|
|
|
|
int i;
|
|
|
|
|
|
|
|
|
|
for (i = 0; i < mlxsw_sp->sb_vals->pool_count; ++i)
|
|
|
|
|
for (i = 0; i < mlxsw_sp->sb_vals->pool_count; ++i) {
|
|
|
|
|
if (mlxsw_sp->sb_vals->pool_dess[i].dir ==
|
|
|
|
|
MLXSW_REG_SBXX_DIR_EGRESS)
|
|
|
|
|
goto out;
|
|
|
|
|
WARN(1, "No egress pools\n");
|
|
|
|
|
MLXSW_REG_SBXX_DIR_INGRESS)
|
|
|
|
|
(*p_ingress_len)++;
|
|
|
|
|
else
|
|
|
|
|
(*p_egress_len)++;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
out:
|
|
|
|
|
*p_ingress_len = i;
|
|
|
|
|
*p_egress_len = mlxsw_sp->sb_vals->pool_count - i;
|
|
|
|
|
WARN(*p_egress_len == 0, "No egress pools\n");
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
const struct mlxsw_sp_sb_vals mlxsw_sp1_sb_vals = {
|
|
|
|
|
.pool_count = ARRAY_SIZE(mlxsw_sp1_sb_pool_dess),
|
|
|
|
|
.pool_dess = mlxsw_sp1_sb_pool_dess,
|
|
|
|
|
.pms = mlxsw_sp1_sb_pms,
|
|
|
|
|
.pms_cpu = mlxsw_sp_cpu_port_sb_pms,
|
|
|
|
|
.prs = mlxsw_sp1_sb_prs,
|
|
|
|
|
.mms = mlxsw_sp_sb_mms,
|
|
|
|
|
.cms_ingress = mlxsw_sp1_sb_cms_ingress,
|
|
|
|
@ -785,6 +874,7 @@ const struct mlxsw_sp_sb_vals mlxsw_sp2_sb_vals = {
|
|
|
|
|
.pool_count = ARRAY_SIZE(mlxsw_sp2_sb_pool_dess),
|
|
|
|
|
.pool_dess = mlxsw_sp2_sb_pool_dess,
|
|
|
|
|
.pms = mlxsw_sp2_sb_pms,
|
|
|
|
|
.pms_cpu = mlxsw_sp_cpu_port_sb_pms,
|
|
|
|
|
.prs = mlxsw_sp2_sb_prs,
|
|
|
|
|
.mms = mlxsw_sp_sb_mms,
|
|
|
|
|
.cms_ingress = mlxsw_sp2_sb_cms_ingress,
|
|
|
|
@ -799,8 +889,8 @@ const struct mlxsw_sp_sb_vals mlxsw_sp2_sb_vals = {
|
|
|
|
|
int mlxsw_sp_buffers_init(struct mlxsw_sp *mlxsw_sp)
|
|
|
|
|
{
|
|
|
|
|
u32 max_headroom_size;
|
|
|
|
|
u16 ing_pool_count;
|
|
|
|
|
u16 eg_pool_count;
|
|
|
|
|
u16 ing_pool_count = 0;
|
|
|
|
|
u16 eg_pool_count = 0;
|
|
|
|
|
int err;
|
|
|
|
|
|
|
|
|
|
if (!MLXSW_CORE_RES_VALID(mlxsw_sp->core, CELL_SIZE))
|
|
|
|
@ -834,6 +924,9 @@ int mlxsw_sp_buffers_init(struct mlxsw_sp *mlxsw_sp)
|
|
|
|
|
err = mlxsw_sp_cpu_port_sb_cms_init(mlxsw_sp);
|
|
|
|
|
if (err)
|
|
|
|
|
goto err_sb_cpu_port_sb_cms_init;
|
|
|
|
|
err = mlxsw_sp_cpu_port_sb_pms_init(mlxsw_sp);
|
|
|
|
|
if (err)
|
|
|
|
|
goto err_sb_cpu_port_pms_init;
|
|
|
|
|
err = mlxsw_sp_sb_mms_init(mlxsw_sp);
|
|
|
|
|
if (err)
|
|
|
|
|
goto err_sb_mms_init;
|
|
|
|
@ -851,6 +944,7 @@ int mlxsw_sp_buffers_init(struct mlxsw_sp *mlxsw_sp)
|
|
|
|
|
|
|
|
|
|
err_devlink_sb_register:
|
|
|
|
|
err_sb_mms_init:
|
|
|
|
|
err_sb_cpu_port_pms_init:
|
|
|
|
|
err_sb_cpu_port_sb_cms_init:
|
|
|
|
|
err_sb_prs_init:
|
|
|
|
|
mlxsw_sp_sb_ports_fini(mlxsw_sp);
|
|
|
|
@ -900,16 +994,32 @@ int mlxsw_sp_sb_pool_get(struct mlxsw_core *mlxsw_core,
|
|
|
|
|
|
|
|
|
|
int mlxsw_sp_sb_pool_set(struct mlxsw_core *mlxsw_core,
|
|
|
|
|
unsigned int sb_index, u16 pool_index, u32 size,
|
|
|
|
|
enum devlink_sb_threshold_type threshold_type)
|
|
|
|
|
enum devlink_sb_threshold_type threshold_type,
|
|
|
|
|
struct netlink_ext_ack *extack)
|
|
|
|
|
{
|
|
|
|
|
struct mlxsw_sp *mlxsw_sp = mlxsw_core_driver_priv(mlxsw_core);
|
|
|
|
|
u32 pool_size = mlxsw_sp_bytes_cells(mlxsw_sp, size);
|
|
|
|
|
const struct mlxsw_sp_sb_pr *pr;
|
|
|
|
|
enum mlxsw_reg_sbpr_mode mode;
|
|
|
|
|
|
|
|
|
|
if (size > MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_BUFFER_SIZE))
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
|
|
mode = (enum mlxsw_reg_sbpr_mode) threshold_type;
|
|
|
|
|
pr = &mlxsw_sp->sb_vals->prs[pool_index];
|
|
|
|
|
|
|
|
|
|
if (size > MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_BUFFER_SIZE)) {
|
|
|
|
|
NL_SET_ERR_MSG_MOD(extack, "Exceeded shared buffer size");
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (pr->freeze_mode && pr->mode != mode) {
|
|
|
|
|
NL_SET_ERR_MSG_MOD(extack, "Changing this pool's threshold type is forbidden");
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
if (pr->freeze_size && pr->size != size) {
|
|
|
|
|
NL_SET_ERR_MSG_MOD(extack, "Changing this pool's size is forbidden");
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
return mlxsw_sp_sb_pr_write(mlxsw_sp, pool_index, mode,
|
|
|
|
|
pool_size, false);
|
|
|
|
|
}
|
|
|
|
@ -927,7 +1037,8 @@ static u32 mlxsw_sp_sb_threshold_out(struct mlxsw_sp *mlxsw_sp, u16 pool_index,
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int mlxsw_sp_sb_threshold_in(struct mlxsw_sp *mlxsw_sp, u16 pool_index,
|
|
|
|
|
u32 threshold, u32 *p_max_buff)
|
|
|
|
|
u32 threshold, u32 *p_max_buff,
|
|
|
|
|
struct netlink_ext_ack *extack)
|
|
|
|
|
{
|
|
|
|
|
struct mlxsw_sp_sb_pr *pr = mlxsw_sp_sb_pr_get(mlxsw_sp, pool_index);
|
|
|
|
|
|
|
|
|
@ -936,8 +1047,10 @@ static int mlxsw_sp_sb_threshold_in(struct mlxsw_sp *mlxsw_sp, u16 pool_index,
|
|
|
|
|
|
|
|
|
|
val = threshold + MLXSW_SP_SB_THRESHOLD_TO_ALPHA_OFFSET;
|
|
|
|
|
if (val < MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN ||
|
|
|
|
|
val > MLXSW_REG_SBXX_DYN_MAX_BUFF_MAX)
|
|
|
|
|
val > MLXSW_REG_SBXX_DYN_MAX_BUFF_MAX) {
|
|
|
|
|
NL_SET_ERR_MSG_MOD(extack, "Invalid dynamic threshold value");
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
}
|
|
|
|
|
*p_max_buff = val;
|
|
|
|
|
} else {
|
|
|
|
|
*p_max_buff = mlxsw_sp_bytes_cells(mlxsw_sp, threshold);
|
|
|
|
@ -963,7 +1076,7 @@ int mlxsw_sp_sb_port_pool_get(struct mlxsw_core_port *mlxsw_core_port,
|
|
|
|
|
|
|
|
|
|
int mlxsw_sp_sb_port_pool_set(struct mlxsw_core_port *mlxsw_core_port,
|
|
|
|
|
unsigned int sb_index, u16 pool_index,
|
|
|
|
|
u32 threshold)
|
|
|
|
|
u32 threshold, struct netlink_ext_ack *extack)
|
|
|
|
|
{
|
|
|
|
|
struct mlxsw_sp_port *mlxsw_sp_port =
|
|
|
|
|
mlxsw_core_port_driver_priv(mlxsw_core_port);
|
|
|
|
@ -973,7 +1086,7 @@ int mlxsw_sp_sb_port_pool_set(struct mlxsw_core_port *mlxsw_core_port,
|
|
|
|
|
int err;
|
|
|
|
|
|
|
|
|
|
err = mlxsw_sp_sb_threshold_in(mlxsw_sp, pool_index,
|
|
|
|
|
threshold, &max_buff);
|
|
|
|
|
threshold, &max_buff, extack);
|
|
|
|
|
if (err)
|
|
|
|
|
return err;
|
|
|
|
|
|
|
|
|
@ -1004,22 +1117,41 @@ int mlxsw_sp_sb_tc_pool_bind_get(struct mlxsw_core_port *mlxsw_core_port,
|
|
|
|
|
int mlxsw_sp_sb_tc_pool_bind_set(struct mlxsw_core_port *mlxsw_core_port,
|
|
|
|
|
unsigned int sb_index, u16 tc_index,
|
|
|
|
|
enum devlink_sb_pool_type pool_type,
|
|
|
|
|
u16 pool_index, u32 threshold)
|
|
|
|
|
u16 pool_index, u32 threshold,
|
|
|
|
|
struct netlink_ext_ack *extack)
|
|
|
|
|
{
|
|
|
|
|
struct mlxsw_sp_port *mlxsw_sp_port =
|
|
|
|
|
mlxsw_core_port_driver_priv(mlxsw_core_port);
|
|
|
|
|
struct mlxsw_sp *mlxsw_sp = mlxsw_sp_port->mlxsw_sp;
|
|
|
|
|
u8 local_port = mlxsw_sp_port->local_port;
|
|
|
|
|
const struct mlxsw_sp_sb_cm *cm;
|
|
|
|
|
u8 pg_buff = tc_index;
|
|
|
|
|
enum mlxsw_reg_sbxx_dir dir = (enum mlxsw_reg_sbxx_dir) pool_type;
|
|
|
|
|
u32 max_buff;
|
|
|
|
|
int err;
|
|
|
|
|
|
|
|
|
|
if (dir != mlxsw_sp->sb_vals->pool_dess[pool_index].dir)
|
|
|
|
|
if (dir != mlxsw_sp->sb_vals->pool_dess[pool_index].dir) {
|
|
|
|
|
NL_SET_ERR_MSG_MOD(extack, "Binding egress TC to ingress pool and vice versa is forbidden");
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (dir == MLXSW_REG_SBXX_DIR_INGRESS)
|
|
|
|
|
cm = &mlxsw_sp->sb_vals->cms_ingress[tc_index];
|
|
|
|
|
else
|
|
|
|
|
cm = &mlxsw_sp->sb_vals->cms_egress[tc_index];
|
|
|
|
|
|
|
|
|
|
if (cm->freeze_pool && cm->pool_index != pool_index) {
|
|
|
|
|
NL_SET_ERR_MSG_MOD(extack, "Binding this TC to a different pool is forbidden");
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (cm->freeze_thresh && cm->max_buff != threshold) {
|
|
|
|
|
NL_SET_ERR_MSG_MOD(extack, "Changing this TC's threshold is forbidden");
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
err = mlxsw_sp_sb_threshold_in(mlxsw_sp, pool_index,
|
|
|
|
|
threshold, &max_buff);
|
|
|
|
|
threshold, &max_buff, extack);
|
|
|
|
|
if (err)
|
|
|
|
|
return err;
|
|
|
|
|
|
|
|
|
|