mirror of
https://github.com/edk2-porting/linux-next.git
synced 2025-01-25 15:15:33 +08:00
arm64: dts: meson-axg: add PCIe nodes
This adds the nodes for the : - AXG PCIe PHY, using the shared analog PCIe/MIPI DSI PHY - 2x AXG PCIe controllers Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> Signed-off-by: Kevin Hilman <khilman@baylibre.com> Link: https://lore.kernel.org/r/20201120153229.3920123-4-narmstrong@baylibre.com
This commit is contained in:
parent
3d3f1dfa08
commit
5b3a9c2092
@ -172,6 +172,58 @@
|
||||
#size-cells = <2>;
|
||||
ranges;
|
||||
|
||||
pcieA: pcie@f9800000 {
|
||||
compatible = "amlogic,axg-pcie", "snps,dw-pcie";
|
||||
reg = <0x0 0xf9800000 0x0 0x400000>,
|
||||
<0x0 0xff646000 0x0 0x2000>,
|
||||
<0x0 0xf9f00000 0x0 0x100000>;
|
||||
reg-names = "elbi", "cfg", "config";
|
||||
interrupts = <GIC_SPI 177 IRQ_TYPE_EDGE_RISING>;
|
||||
#interrupt-cells = <1>;
|
||||
interrupt-map-mask = <0 0 0 0>;
|
||||
interrupt-map = <0 0 0 0 &gic GIC_SPI 179 IRQ_TYPE_EDGE_RISING>;
|
||||
bus-range = <0x0 0xff>;
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
device_type = "pci";
|
||||
ranges = <0x82000000 0 0xf9c00000 0x0 0xf9c00000 0 0x00300000>;
|
||||
|
||||
clocks = <&clkc CLKID_USB>, <&clkc CLKID_PCIE_A>, <&clkc CLKID_PCIE_CML_EN0>;
|
||||
clock-names = "general", "pclk", "port";
|
||||
resets = <&reset RESET_PCIE_A>, <&reset RESET_PCIE_APB>;
|
||||
reset-names = "port", "apb";
|
||||
num-lanes = <1>;
|
||||
phys = <&pcie_phy>;
|
||||
phy-names = "pcie";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pcieB: pcie@fa000000 {
|
||||
compatible = "amlogic,axg-pcie", "snps,dw-pcie";
|
||||
reg = <0x0 0xfa000000 0x0 0x400000>,
|
||||
<0x0 0xff648000 0x0 0x2000>,
|
||||
<0x0 0xfa400000 0x0 0x100000>;
|
||||
reg-names = "elbi", "cfg", "config";
|
||||
interrupts = <GIC_SPI 167 IRQ_TYPE_EDGE_RISING>;
|
||||
#interrupt-cells = <1>;
|
||||
interrupt-map-mask = <0 0 0 0>;
|
||||
interrupt-map = <0 0 0 0 &gic GIC_SPI 169 IRQ_TYPE_EDGE_RISING>;
|
||||
bus-range = <0x0 0xff>;
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
device_type = "pci";
|
||||
ranges = <0x82000000 0 0xfa500000 0x0 0xfa500000 0 0x00300000>;
|
||||
|
||||
clocks = <&clkc CLKID_USB>, <&clkc CLKID_PCIE_B>, <&clkc CLKID_PCIE_CML_EN1>;
|
||||
clock-names = "general", "pclk", "port";
|
||||
resets = <&reset RESET_PCIE_B>, <&reset RESET_PCIE_APB>;
|
||||
reset-names = "port", "apb";
|
||||
num-lanes = <1>;
|
||||
phys = <&pcie_phy>;
|
||||
phy-names = "pcie";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
usb: usb@ffe09080 {
|
||||
compatible = "amlogic,meson-axg-usb-ctrl";
|
||||
reg = <0x0 0xffe09080 0x0 0x20>;
|
||||
@ -234,6 +286,15 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pcie_phy: phy@ff644000 {
|
||||
compatible = "amlogic,axg-pcie-phy";
|
||||
reg = <0x0 0xff644000 0x0 0x1c>;
|
||||
resets = <&reset RESET_PCIE_PHY>;
|
||||
phys = <&mipi_pcie_analog_dphy>;
|
||||
phy-names = "analog";
|
||||
#phy-cells = <0>;
|
||||
};
|
||||
|
||||
pdm: audio-controller@ff632000 {
|
||||
compatible = "amlogic,axg-pdm";
|
||||
reg = <0x0 0xff632000 0x0 0x34>;
|
||||
|
Loading…
Reference in New Issue
Block a user