mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-23 20:53:53 +08:00
staging: rtl8192e: Cleanup checkpatch -f warnings and errors - Part IV
Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
This commit is contained in:
parent
11632a0eed
commit
547d0c34b7
File diff suppressed because it is too large
Load Diff
@ -25,25 +25,25 @@
|
||||
#define MAX_RFDEPENDCMD_CNT 16
|
||||
#define MAX_POSTCMD_CNT 16
|
||||
|
||||
#define AGCTAB_ArrayLength AGCTAB_ArrayLengthPciE
|
||||
#define MACPHY_ArrayLength MACPHY_ArrayLengthPciE
|
||||
#define RadioA_ArrayLength RadioA_ArrayLengthPciE
|
||||
#define RadioB_ArrayLength RadioB_ArrayLengthPciE
|
||||
#define AGCTAB_ArrayLength AGCTAB_ArrayLengthPciE
|
||||
#define MACPHY_ArrayLength MACPHY_ArrayLengthPciE
|
||||
#define RadioA_ArrayLength RadioA_ArrayLengthPciE
|
||||
#define RadioB_ArrayLength RadioB_ArrayLengthPciE
|
||||
#define MACPHY_Array_PGLength MACPHY_Array_PGLengthPciE
|
||||
#define RadioC_ArrayLength RadioC_ArrayLengthPciE
|
||||
#define RadioD_ArrayLength RadioD_ArrayLengthPciE
|
||||
#define PHY_REGArrayLength PHY_REGArrayLengthPciE
|
||||
#define PHY_REG_1T2RArrayLength PHY_REG_1T2RArrayLengthPciE
|
||||
#define RadioC_ArrayLength RadioC_ArrayLengthPciE
|
||||
#define RadioD_ArrayLength RadioD_ArrayLengthPciE
|
||||
#define PHY_REGArrayLength PHY_REGArrayLengthPciE
|
||||
#define PHY_REG_1T2RArrayLength PHY_REG_1T2RArrayLengthPciE
|
||||
|
||||
#define Rtl819XMACPHY_Array_PG Rtl8192PciEMACPHY_Array_PG
|
||||
#define Rtl819XMACPHY_Array Rtl8192PciEMACPHY_Array
|
||||
#define Rtl819XRadioA_Array Rtl8192PciERadioA_Array
|
||||
#define Rtl819XRadioB_Array Rtl8192PciERadioB_Array
|
||||
#define Rtl819XRadioC_Array Rtl8192PciERadioC_Array
|
||||
#define Rtl819XRadioD_Array Rtl8192PciERadioD_Array
|
||||
#define Rtl819XAGCTAB_Array Rtl8192PciEAGCTAB_Array
|
||||
#define Rtl819XPHY_REGArray Rtl8192PciEPHY_REGArray
|
||||
#define Rtl819XPHY_REG_1T2RArray Rtl8192PciEPHY_REG_1T2RArray
|
||||
#define Rtl819XMACPHY_Array Rtl8192PciEMACPHY_Array
|
||||
#define Rtl819XRadioA_Array Rtl8192PciERadioA_Array
|
||||
#define Rtl819XRadioB_Array Rtl8192PciERadioB_Array
|
||||
#define Rtl819XRadioC_Array Rtl8192PciERadioC_Array
|
||||
#define Rtl819XRadioD_Array Rtl8192PciERadioD_Array
|
||||
#define Rtl819XAGCTAB_Array Rtl8192PciEAGCTAB_Array
|
||||
#define Rtl819XPHY_REGArray Rtl8192PciEPHY_REGArray
|
||||
#define Rtl819XPHY_REG_1T2RArray Rtl8192PciEPHY_REG_1T2RArray
|
||||
|
||||
|
||||
|
||||
@ -57,7 +57,7 @@ enum sw_chnl_cmd_id {
|
||||
CmdID_RF_WriteReg,
|
||||
};
|
||||
|
||||
/*--------------------------------Define structure--------------------------------*/
|
||||
/*--------------------------------Define structure----------------------------*/
|
||||
struct sw_chnl_cmd {
|
||||
enum sw_chnl_cmd_id CmdID;
|
||||
u32 Para1;
|
||||
@ -97,23 +97,35 @@ enum rf90_radio_path {
|
||||
#define bMaskLWord 0x0000ffff
|
||||
#define bMaskDWord 0xffffffff
|
||||
|
||||
extern u8 rtl8192_phy_CheckIsLegalRFPath(struct net_device* dev, u32 eRFPath);
|
||||
extern void rtl8192_setBBreg(struct net_device* dev, u32 dwRegAddr, u32 dwBitMask, u32 dwData);
|
||||
extern u32 rtl8192_QueryBBReg(struct net_device* dev, u32 dwRegAddr, u32 dwBitMask);
|
||||
extern void rtl8192_phy_SetRFReg(struct net_device* dev, enum rf90_radio_path eRFPath, u32 RegAddr, u32 BitMask, u32 Data);
|
||||
extern u32 rtl8192_phy_QueryRFReg(struct net_device* dev, enum rf90_radio_path eRFPath, u32 RegAddr, u32 BitMask);
|
||||
extern void rtl8192_phy_configmac(struct net_device* dev);
|
||||
extern void rtl8192_phyConfigBB(struct net_device* dev, u8 ConfigType);
|
||||
extern bool rtl8192_phy_checkBBAndRF(struct net_device* dev, enum hw90_block CheckBlock, enum rf90_radio_path eRFPath);
|
||||
extern bool rtl8192_BBConfig(struct net_device* dev);
|
||||
extern void rtl8192_phy_getTxPower(struct net_device* dev);
|
||||
extern void rtl8192_phy_setTxPower(struct net_device* dev, u8 channel);
|
||||
extern bool rtl8192_phy_RFConfig(struct net_device* dev);
|
||||
extern void rtl8192_phy_updateInitGain(struct net_device* dev);
|
||||
extern u8 rtl8192_phy_ConfigRFWithHeaderFile(struct net_device* dev, enum rf90_radio_path eRFPath);
|
||||
extern u8 rtl8192_phy_CheckIsLegalRFPath(struct net_device *dev,
|
||||
u32 eRFPath);
|
||||
extern void rtl8192_setBBreg(struct net_device *dev, u32 dwRegAddr,
|
||||
u32 dwBitMask, u32 dwData);
|
||||
extern u32 rtl8192_QueryBBReg(struct net_device *dev, u32 dwRegAddr,
|
||||
u32 dwBitMask);
|
||||
extern void rtl8192_phy_SetRFReg(struct net_device *dev,
|
||||
enum rf90_radio_path eRFPath,
|
||||
u32 RegAddr, u32 BitMask, u32 Data);
|
||||
extern u32 rtl8192_phy_QueryRFReg(struct net_device *dev,
|
||||
enum rf90_radio_path eRFPath,
|
||||
u32 RegAddr, u32 BitMask);
|
||||
extern void rtl8192_phy_configmac(struct net_device *dev);
|
||||
extern void rtl8192_phyConfigBB(struct net_device *dev, u8 ConfigType);
|
||||
extern bool rtl8192_phy_checkBBAndRF(struct net_device *dev,
|
||||
enum hw90_block CheckBlock,
|
||||
enum rf90_radio_path eRFPath);
|
||||
extern bool rtl8192_BBConfig(struct net_device *dev);
|
||||
extern void rtl8192_phy_getTxPower(struct net_device *dev);
|
||||
extern void rtl8192_phy_setTxPower(struct net_device *dev, u8 channel);
|
||||
extern bool rtl8192_phy_RFConfig(struct net_device *dev);
|
||||
extern void rtl8192_phy_updateInitGain(struct net_device *dev);
|
||||
extern u8 rtl8192_phy_ConfigRFWithHeaderFile(struct net_device *dev,
|
||||
enum rf90_radio_path eRFPath);
|
||||
|
||||
extern u8 rtl8192_phy_SwChnl(struct net_device* dev, u8 channel);
|
||||
extern void rtl8192_SetBWMode(struct net_device *dev, enum ht_channel_width Bandwidth, enum ht_extchnl_offset Offset);
|
||||
extern u8 rtl8192_phy_SwChnl(struct net_device *dev, u8 channel);
|
||||
extern void rtl8192_SetBWMode(struct net_device *dev,
|
||||
enum ht_channel_width Bandwidth,
|
||||
enum ht_extchnl_offset Offset);
|
||||
extern void rtl8192_SwChnl_WorkItem(struct net_device *dev);
|
||||
extern void rtl8192_SetBWModeWorkItem(struct net_device *dev);
|
||||
extern void InitialGain819xPci(struct net_device *dev, u8 Operation);
|
||||
@ -122,11 +134,11 @@ extern void PHY_SetRtl8192eRfOff(struct net_device *dev);
|
||||
|
||||
bool
|
||||
SetRFPowerState(
|
||||
struct net_device* dev,
|
||||
struct net_device *dev,
|
||||
enum rt_rf_power_state eRFPowerState
|
||||
);
|
||||
#define PHY_SetRFPowerState SetRFPowerState
|
||||
|
||||
extern void PHY_ScanOperationBackup8192(struct net_device* dev,u8 Operation);
|
||||
extern void PHY_ScanOperationBackup8192(struct net_device *dev, u8 Operation);
|
||||
|
||||
#endif
|
||||
|
Loading…
Reference in New Issue
Block a user