dt-bindings: Changes for v4.17-rc1

Mostly cleanup of existing bindings and initial support for Tegra194.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAlqrz6ITHHRyZWRpbmdA
 bnZpZGlhLmNvbQAKCRDdI6zXfz6zoU/qD/4obhViYCPQBnbbObYIb3CmFNvbN99k
 DO46UMz0TfQuhcmUXlSpIjn7Q5KS16gvzdxJjHxKwWnibVfuQBY8BOWug4oBBRsY
 88xybbXS+dnYNihwuH5fycyaZ1xzpRIlpiz2oSpZ0OQgrxy12MSlCZCWzDf/FhSc
 XS4Uye1JYtIZ9oFgos/FwDw6CkAJv19uRtfMT/s+hOywkUt5Q2SxtUhvLyJa5TnV
 O9TdvhfoC1oPC9qOgU53z24iY1JHt/SpXxL81I68gDIV5LJLruLwsv5DAp9g+agV
 eeKFbE/y3H5l+gZovXDC/BDhuPcmsNTRxr8Y6LB+UiJjM7Val0BC2OIQYW5/tGCn
 wXQXGbLLYg1cA33MaOoUr14EVX4KmTnoBG/gHxRdawqwt1EA3Mg+lHU/R445WTZJ
 vKV1eJ9qur+v21QoJuVAlElgM95e2guRXU4zZavRg6PGTGladmQzwlxWTLbOKbNh
 SlzxmTZ5JlfQfp/Db2EZILz83wjEpjmRdy+DR7pIIwPf+CT+8QcQ0XxOWlPTyy2F
 IX1Y2GHpwj2//MwxvIQbkibbzgTPkTYGFLnAduu3ZWnOo8maZiLQXJOd4JzHu72S
 e12vrplFR9DEqTZRcKNrsgG01i1bmw5QZQ01F7ulDyyXvjO73BN2im9ilXO/Gcmr
 MO3rgzVZm31k9w==
 =7+yt
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-4.17-dt-bindings' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/tegra/linux into next/dt

Pull "dt-bindings: Tegra changes for v4.17-rc1" from Thierry Reding:

Mostly cleanup of existing bindings and initial support for Tegra194.

* tag 'tegra-for-4.17-dt-bindings' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  dt/bindings: Fix binding examples for Tegra GMI controller
  dt-bindings: phy: Clarify ULPI PHY source clock
  dt-bindings: tegra: Add documentation for nvidia,tegra194-pmc
  dt-bindings: tegra: Add missing chips and NVIDIA boards

Documentation/devicetree/bindings/arm/tegra.txt

@@ -9,6 +9,12 @@ following compatible values:
 
   nvidia,tegra20
   nvidia,tegra30
+  nvidia,tegra114
+  nvidia,tegra124
+  nvidia,tegra132
+  nvidia,tegra210
+  nvidia,tegra186
+  nvidia,tegra194
 
 Boards
 -------------------------------------------
@@ -26,8 +32,18 @@ board-specific compatible values:
   nvidia,cardhu
   nvidia,cardhu-a02
   nvidia,cardhu-a04
+  nvidia,dalmore
   nvidia,harmony
+  nvidia,jetson-tk1
+  nvidia,norrin
+  nvidia,p2371-0000
+  nvidia,p2371-2180
+  nvidia,p2571
+  nvidia,p2771-0000
+  nvidia,p2972-0000
+  nvidia,roth
   nvidia,seaboard
+  nvidia,tn7
   nvidia,ventana
   toradex,apalis_t30
   toradex,apalis_t30-eval

Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.txt

@@ -3,6 +3,7 @@ NVIDIA Tegra Power Management Controller (PMC)
 Required properties:
 - compatible: Should contain one of the following:
   - "nvidia,tegra186-pmc": for Tegra186
+  - "nvidia,tegra194-pmc": for Tegra194
 - reg: Must contain an (offset, length) pair of the register set for each
   entry in reg-names.
 - reg-names: Must include the following entries:
@@ -10,6 +11,7 @@ Required properties:
   - "wake"
   - "aotag"
   - "scratch"
+  - "misc" (Only for Tegra194)
 
 Optional properties:
 - nvidia,invert-interrupt: If present, inverts the PMU interrupt signal.

Documentation/devicetree/bindings/bus/nvidia,tegra20-gmi.txt

@@ -73,7 +73,7 @@ Example with two SJA1000 CAN controllers connected to the GMI bus. We wrap the
 controllers with a simple-bus node since they are all connected to the same
 chip-select (CS4), in this example external address decoding is provided:
 
-gmi@70090000 {
+gmi@70009000 {
 	compatible = "nvidia,tegra20-gmi";
 	reg = <0x70009000 0x1000>;
 	#address-cells = <2>;
@@ -84,7 +84,6 @@ gmi@70090000 {
 	reset-names = "gmi";
 	ranges = <4 0 0xd0000000 0xfffffff>;
 
-
 	bus@4,0 {
 		compatible = "simple-bus";
 		#address-cells = <1>;
@@ -109,7 +108,7 @@ gmi@70090000 {
 Example with one SJA1000 CAN controller connected to the GMI bus
 on CS4:
 
-gmi@70090000 {
+gmi@70009000 {
 	compatible = "nvidia,tegra20-gmi";
 	reg = <0x70009000 0x1000>;
 	#address-cells = <2>;
@@ -120,7 +119,6 @@ gmi@70090000 {
 	reset-names = "gmi";
 	ranges = <4 0 0xd0000000 0xfffffff>;
 
-
 	can@4,0 {
 		reg = <4 0 0x100>;
 		nvidia,snor-mux-mode;

Documentation/devicetree/bindings/phy/nvidia,tegra20-usb-phy.txt

@@ -21,7 +21,9 @@ Required properties :
    - timer: The timeout clock (clk_m). Present if phy_type == utmi.
    - utmi-pads: The clock needed to access the UTMI pad control registers.
      Present if phy_type == utmi.
-   - ulpi-link: The clock Tegra provides to the ULPI PHY (cdev2).
+   - ulpi-link: The clock Tegra provides to the ULPI PHY (usually pad DAP_MCLK2
+     with pad group aka "nvidia,pins" cdev2 and pin mux option config aka
+     "nvidia,function" pllp_out4).
      Present if phy_type == ulpi, and ULPI link mode is in use.
  - resets : Must contain an entry for each entry in reset-names.
    See ../reset/reset.txt for details.