renegade-project/linux-next
2
0
Fork 0
mirror of https://github.com/edk2-porting/linux-next.git synced 2024-12-25 05:34:00 +08:00
Code

clk: at91: sama7g5: add 5th divisor for mck0 layout and characteristics

Browse Source 
This SoC has the 5th divisor for the mck0 master clock.
Adapt the characteristics accordingly.

Reported-by: Mihai Sain <mihai.sain@microchip.com>
Signed-off-by: Eugen Hristev <eugen.hristev@microchip.com>
Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/1605800597-16720-6-git-send-email-claudiu.beznea@microchip.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
Eugen Hristev 2020-11-19 17:43:11 +02:00 committed by Stephen Boyd
parent e26b3006ff
commit 0bb4623f13
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/clk/at91/sama7g5.c
View File

@ -775,13 +775,13 @@ static const struct clk_pll_characteristics pll_characteristics = {
/* MCK0 characteristics. */ /* MCK0 characteristics. */
static const struct clk_master_characteristics mck0_characteristics = { static const struct clk_master_characteristics mck0_characteristics = {
.output = { .min = 140000000, .max = 200000000 }, .output = { .min = 140000000, .max = 200000000 },
.divisors = { 1, 2, 4, 3 }, .divisors = { 1, 2, 4, 3, 5 },
.have_div3_pres = 1, .have_div3_pres = 1,
}; };
/* MCK0 layout. */ /* MCK0 layout. */
static const struct clk_master_layout mck0_layout = { static const struct clk_master_layout mck0_layout = {
.mask = 0x373, .mask = 0x773,
.pres_shift = 4, .pres_shift = 4,
.offset = 0x28, .offset = 0x28,
}; };