renegade-project/linux-next
2
0
Fork 0
mirror of https://github.com/edk2-porting/linux-next.git synced 2025-01-10 14:43:54 +08:00
Code

ARM: dts: r8a7792: add EtherAVB clocks

Browse Source 
Add the EtherAVB clock and its parent, HP clock to the R8A7792 device tree.

Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
Sergei Shtylyov 2016-07-05 00:22:38 +03:00 committed by Simon Horman
parent 63359c2ddc
commit 08cafff67e
1 changed files with 16 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
arch/arm/boot/dts/r8a7792.dtsi
View File

@ -471,6 +471,13 @@
clock-div = <6>; clock-div = <6>;
clock-mult = <1>; clock-mult = <1>;
}; };
hp_clk: hp {
compatible = "fixed-factor-clock";
clocks = <&cpg_clocks R8A7792_CLK_PLL1>;
#clock-cells = <0>;
clock-div = <12>;
clock-mult = <1>;
};
p_clk: p { p_clk: p {
compatible = "fixed-factor-clock"; compatible = "fixed-factor-clock";
clocks = <&cpg_clocks R8A7792_CLK_PLL1>; clocks = <&cpg_clocks R8A7792_CLK_PLL1>;
@ -538,6 +545,15 @@
clock-output-names = "hscif1", "hscif0", "scif3", clock-output-names = "hscif1", "hscif0", "scif3",
"scif2", "scif1", "scif0"; "scif2", "scif1", "scif0";
}; };
mstp8_clks: mstp8_clks@e6150990 {
compatible = "renesas,r8a7792-mstp-clocks",
"renesas,cpg-mstp-clocks";
reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>;
clocks = <&hp_clk>;
#clock-cells = <1>;
clock-indices = <R8A7792_CLK_ETHERAVB>;
clock-output-names = "etheravb";
};
mstp9_clks: mstp9_clks@e6150994 { mstp9_clks: mstp9_clks@e6150994 {
compatible = "renesas,r8a7792-mstp-clocks", compatible = "renesas,r8a7792-mstp-clocks",
"renesas,cpg-mstp-clocks"; "renesas,cpg-mstp-clocks";