mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-23 04:34:11 +08:00
40 lines
1.7 KiB
C
40 lines
1.7 KiB
C
|
/* mb86943a.h: MB86943 SPARClite <-> PCI bridge registers
|
||
|
|
*
|
||
|
|
* Copyright (C) 2003 Red Hat, Inc. All Rights Reserved.
|
||
|
|
* Written by David Howells (dhowells@redhat.com)
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License
|
||
|
|
* as published by the Free Software Foundation; either version
|
||
|
|
* 2 of the License, or (at your option) any later version.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _ASM_MB86943A_H
|
||
|
|
#define _ASM_MB86943A_H
|
||
|
|
|
||
|
|
#include <asm/mb-regs.h>
|
||
|
|
|
||
|
|
#define __reg_MB86943_sl_ctl *(volatile uint32_t *) (__region_CS1 + 0x00)
|
||
|
|
|
||
|
|
#define MB86943_SL_CTL_BUS_WIDTH_64 0x00000001
|
||
|
|
#define MB86943_SL_CTL_AS_HOST 0x00000002
|
||
|
|
#define MB86943_SL_CTL_DRCT_MASTER_SWAP 0x00000004
|
||
|
|
#define MB86943_SL_CTL_DRCT_SLAVE_SWAP 0x00000008
|
||
|
|
#define MB86943_SL_CTL_PCI_CONFIG_SWAP 0x00000010
|
||
|
|
#define MB86943_SL_CTL_ECS0_ENABLE 0x00000020
|
||
|
|
#define MB86943_SL_CTL_ECS1_ENABLE 0x00000040
|
||
|
|
#define MB86943_SL_CTL_ECS2_ENABLE 0x00000080
|
||
|
|
|
||
|
|
#define __reg_MB86943_ecs_ctl(N) *(volatile uint32_t *) (__region_CS1 + 0x08 + (0x08*(N)))
|
||
|
|
#define __reg_MB86943_ecs_range(N) *(volatile uint32_t *) (__region_CS1 + 0x20 + (0x10*(N)))
|
||
|
|
#define __reg_MB86943_ecs_base(N) *(volatile uint32_t *) (__region_CS1 + 0x28 + (0x10*(N)))
|
||
|
|
|
||
|
|
#define __reg_MB86943_sl_pci_io_range *(volatile uint32_t *) (__region_CS1 + 0x50)
|
||
|
|
#define __reg_MB86943_sl_pci_io_base *(volatile uint32_t *) (__region_CS1 + 0x58)
|
||
|
|
#define __reg_MB86943_sl_pci_mem_range *(volatile uint32_t *) (__region_CS1 + 0x60)
|
||
|
|
#define __reg_MB86943_sl_pci_mem_base *(volatile uint32_t *) (__region_CS1 + 0x68)
|
||
|
|
#define __reg_MB86943_pci_sl_io_base *(volatile uint32_t *) (__region_CS1 + 0x70)
|
||
|
|
#define __reg_MB86943_pci_sl_mem_base *(volatile uint32_t *) (__region_CS1 + 0x78)
|
||
|
|
|
||
|
|
#endif /* _ASM_MB86943A_H */
|