usb: Introduce DesignWare USB3 DRD Driver
The DesignWare USB3 is a highly
configurable IP Core which can be
instantiated as Dual-Role Device (DRD),
Peripheral Only and Host Only (XHCI)
configurations.
Several other parameters can be configured
like amount of FIFO space, amount of TX and
RX endpoints, amount of Host Interrupters,
etc.
The current driver has been validated with
a virtual model of version 1.73a of that core
and with an FPGA burned with version 1.83a
of the DRD core. We have support for PCIe
bus, which is used on FPGA prototyping, and
for the OMAP5, more adaptation (or glue)
layers can be easily added and the driver
is half prepared to handle any possible
configuration the HW engineer has chosen
considering we have the information on
one of the GHWPARAMS registers to do
runtime checking of certain features.
More runtime checks can, and should, be added
in order to make this driver even more flexible
with regards to number of endpoints, FIFO sizes,
transfer types, etc.
While this supports only the device side, for
now, we will add support for Host side (xHCI -
see the updated series Sebastian has sent [1])
and OTG after we have it all stabilized.
[1] http://marc.info/?l=linux-usb&m=131341992020339&w=2
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-08-19 23:10:58 +08:00
|
|
|
/**
|
|
|
|
* gadget.h - DesignWare USB3 DRD Gadget Header
|
|
|
|
*
|
|
|
|
* Copyright (C) 2010-2011 Texas Instruments Incorporated - http://www.ti.com
|
|
|
|
*
|
|
|
|
* Authors: Felipe Balbi <balbi@ti.com>,
|
|
|
|
* Sebastian Andrzej Siewior <bigeasy@linutronix.de>
|
|
|
|
*
|
2013-06-30 19:15:11 +08:00
|
|
|
* This program is free software: you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 of
|
|
|
|
* the License as published by the Free Software Foundation.
|
usb: Introduce DesignWare USB3 DRD Driver
The DesignWare USB3 is a highly
configurable IP Core which can be
instantiated as Dual-Role Device (DRD),
Peripheral Only and Host Only (XHCI)
configurations.
Several other parameters can be configured
like amount of FIFO space, amount of TX and
RX endpoints, amount of Host Interrupters,
etc.
The current driver has been validated with
a virtual model of version 1.73a of that core
and with an FPGA burned with version 1.83a
of the DRD core. We have support for PCIe
bus, which is used on FPGA prototyping, and
for the OMAP5, more adaptation (or glue)
layers can be easily added and the driver
is half prepared to handle any possible
configuration the HW engineer has chosen
considering we have the information on
one of the GHWPARAMS registers to do
runtime checking of certain features.
More runtime checks can, and should, be added
in order to make this driver even more flexible
with regards to number of endpoints, FIFO sizes,
transfer types, etc.
While this supports only the device side, for
now, we will add support for Host side (xHCI -
see the updated series Sebastian has sent [1])
and OTG after we have it all stabilized.
[1] http://marc.info/?l=linux-usb&m=131341992020339&w=2
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-08-19 23:10:58 +08:00
|
|
|
*
|
2013-06-30 19:15:11 +08:00
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
usb: Introduce DesignWare USB3 DRD Driver
The DesignWare USB3 is a highly
configurable IP Core which can be
instantiated as Dual-Role Device (DRD),
Peripheral Only and Host Only (XHCI)
configurations.
Several other parameters can be configured
like amount of FIFO space, amount of TX and
RX endpoints, amount of Host Interrupters,
etc.
The current driver has been validated with
a virtual model of version 1.73a of that core
and with an FPGA burned with version 1.83a
of the DRD core. We have support for PCIe
bus, which is used on FPGA prototyping, and
for the OMAP5, more adaptation (or glue)
layers can be easily added and the driver
is half prepared to handle any possible
configuration the HW engineer has chosen
considering we have the information on
one of the GHWPARAMS registers to do
runtime checking of certain features.
More runtime checks can, and should, be added
in order to make this driver even more flexible
with regards to number of endpoints, FIFO sizes,
transfer types, etc.
While this supports only the device side, for
now, we will add support for Host side (xHCI -
see the updated series Sebastian has sent [1])
and OTG after we have it all stabilized.
[1] http://marc.info/?l=linux-usb&m=131341992020339&w=2
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-08-19 23:10:58 +08:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __DRIVERS_USB_DWC3_GADGET_H
|
|
|
|
#define __DRIVERS_USB_DWC3_GADGET_H
|
|
|
|
|
|
|
|
#include <linux/list.h>
|
|
|
|
#include <linux/usb/gadget.h>
|
|
|
|
#include "io.h"
|
|
|
|
|
|
|
|
struct dwc3;
|
|
|
|
#define to_dwc3_ep(ep) (container_of(ep, struct dwc3_ep, endpoint))
|
|
|
|
#define gadget_to_dwc(g) (container_of(g, struct dwc3, gadget))
|
|
|
|
|
2011-09-30 15:58:51 +08:00
|
|
|
/* DEPCFG parameter 1 */
|
|
|
|
#define DWC3_DEPCFG_INT_NUM(n) ((n) << 0)
|
|
|
|
#define DWC3_DEPCFG_XFER_COMPLETE_EN (1 << 8)
|
|
|
|
#define DWC3_DEPCFG_XFER_IN_PROGRESS_EN (1 << 9)
|
|
|
|
#define DWC3_DEPCFG_XFER_NOT_READY_EN (1 << 10)
|
|
|
|
#define DWC3_DEPCFG_FIFO_ERROR_EN (1 << 11)
|
|
|
|
#define DWC3_DEPCFG_STREAM_EVENT_EN (1 << 13)
|
|
|
|
#define DWC3_DEPCFG_BINTERVAL_M1(n) ((n) << 16)
|
|
|
|
#define DWC3_DEPCFG_STREAM_CAPABLE (1 << 24)
|
|
|
|
#define DWC3_DEPCFG_EP_NUMBER(n) ((n) << 25)
|
|
|
|
#define DWC3_DEPCFG_BULK_BASED (1 << 30)
|
|
|
|
#define DWC3_DEPCFG_FIFO_BASED (1 << 31)
|
|
|
|
|
|
|
|
/* DEPCFG parameter 0 */
|
|
|
|
#define DWC3_DEPCFG_EP_TYPE(n) ((n) << 1)
|
|
|
|
#define DWC3_DEPCFG_MAX_PACKET_SIZE(n) ((n) << 3)
|
|
|
|
#define DWC3_DEPCFG_FIFO_NUMBER(n) ((n) << 17)
|
|
|
|
#define DWC3_DEPCFG_BURST_SIZE(n) ((n) << 22)
|
|
|
|
#define DWC3_DEPCFG_DATA_SEQ_NUM(n) ((n) << 26)
|
2012-02-16 10:56:58 +08:00
|
|
|
/* This applies for core versions earlier than 1.94a */
|
2011-09-30 15:58:51 +08:00
|
|
|
#define DWC3_DEPCFG_IGN_SEQ_NUM (1 << 31)
|
2012-02-16 10:56:58 +08:00
|
|
|
/* These apply for core versions 1.94a and later */
|
|
|
|
#define DWC3_DEPCFG_ACTION_INIT (0 << 30)
|
|
|
|
#define DWC3_DEPCFG_ACTION_RESTORE (1 << 30)
|
|
|
|
#define DWC3_DEPCFG_ACTION_MODIFY (2 << 30)
|
2011-09-30 15:58:51 +08:00
|
|
|
|
|
|
|
/* DEPXFERCFG parameter 0 */
|
|
|
|
#define DWC3_DEPXFERCFG_NUM_XFER_RES(n) ((n) & 0xffff)
|
usb: Introduce DesignWare USB3 DRD Driver
The DesignWare USB3 is a highly
configurable IP Core which can be
instantiated as Dual-Role Device (DRD),
Peripheral Only and Host Only (XHCI)
configurations.
Several other parameters can be configured
like amount of FIFO space, amount of TX and
RX endpoints, amount of Host Interrupters,
etc.
The current driver has been validated with
a virtual model of version 1.73a of that core
and with an FPGA burned with version 1.83a
of the DRD core. We have support for PCIe
bus, which is used on FPGA prototyping, and
for the OMAP5, more adaptation (or glue)
layers can be easily added and the driver
is half prepared to handle any possible
configuration the HW engineer has chosen
considering we have the information on
one of the GHWPARAMS registers to do
runtime checking of certain features.
More runtime checks can, and should, be added
in order to make this driver even more flexible
with regards to number of endpoints, FIFO sizes,
transfer types, etc.
While this supports only the device side, for
now, we will add support for Host side (xHCI -
see the updated series Sebastian has sent [1])
and OTG after we have it all stabilized.
[1] http://marc.info/?l=linux-usb&m=131341992020339&w=2
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-08-19 23:10:58 +08:00
|
|
|
|
|
|
|
struct dwc3_gadget_ep_cmd_params {
|
2011-09-30 15:58:51 +08:00
|
|
|
u32 param2;
|
|
|
|
u32 param1;
|
|
|
|
u32 param0;
|
|
|
|
};
|
usb: Introduce DesignWare USB3 DRD Driver
The DesignWare USB3 is a highly
configurable IP Core which can be
instantiated as Dual-Role Device (DRD),
Peripheral Only and Host Only (XHCI)
configurations.
Several other parameters can be configured
like amount of FIFO space, amount of TX and
RX endpoints, amount of Host Interrupters,
etc.
The current driver has been validated with
a virtual model of version 1.73a of that core
and with an FPGA burned with version 1.83a
of the DRD core. We have support for PCIe
bus, which is used on FPGA prototyping, and
for the OMAP5, more adaptation (or glue)
layers can be easily added and the driver
is half prepared to handle any possible
configuration the HW engineer has chosen
considering we have the information on
one of the GHWPARAMS registers to do
runtime checking of certain features.
More runtime checks can, and should, be added
in order to make this driver even more flexible
with regards to number of endpoints, FIFO sizes,
transfer types, etc.
While this supports only the device side, for
now, we will add support for Host side (xHCI -
see the updated series Sebastian has sent [1])
and OTG after we have it all stabilized.
[1] http://marc.info/?l=linux-usb&m=131341992020339&w=2
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-08-19 23:10:58 +08:00
|
|
|
|
|
|
|
/* -------------------------------------------------------------------------- */
|
|
|
|
|
|
|
|
#define to_dwc3_request(r) (container_of(r, struct dwc3_request, request))
|
|
|
|
|
|
|
|
static inline struct dwc3_request *next_request(struct list_head *list)
|
|
|
|
{
|
|
|
|
if (list_empty(list))
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
return list_first_entry(list, struct dwc3_request, list);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void dwc3_gadget_move_request_queued(struct dwc3_request *req)
|
|
|
|
{
|
|
|
|
struct dwc3_ep *dep = req->dep;
|
|
|
|
|
|
|
|
req->queued = true;
|
|
|
|
list_move_tail(&req->list, &dep->req_queued);
|
|
|
|
}
|
|
|
|
|
|
|
|
void dwc3_gadget_giveback(struct dwc3_ep *dep, struct dwc3_request *req,
|
|
|
|
int status);
|
|
|
|
|
2012-01-03 00:25:43 +08:00
|
|
|
int dwc3_gadget_set_test_mode(struct dwc3 *dwc, int mode);
|
2012-01-03 00:55:57 +08:00
|
|
|
int dwc3_gadget_set_link_state(struct dwc3 *dwc, enum dwc3_link_state state);
|
2012-01-03 00:25:43 +08:00
|
|
|
|
2011-11-04 18:32:47 +08:00
|
|
|
void dwc3_ep0_interrupt(struct dwc3 *dwc,
|
|
|
|
const struct dwc3_event_depevt *event);
|
usb: Introduce DesignWare USB3 DRD Driver
The DesignWare USB3 is a highly
configurable IP Core which can be
instantiated as Dual-Role Device (DRD),
Peripheral Only and Host Only (XHCI)
configurations.
Several other parameters can be configured
like amount of FIFO space, amount of TX and
RX endpoints, amount of Host Interrupters,
etc.
The current driver has been validated with
a virtual model of version 1.73a of that core
and with an FPGA burned with version 1.83a
of the DRD core. We have support for PCIe
bus, which is used on FPGA prototyping, and
for the OMAP5, more adaptation (or glue)
layers can be easily added and the driver
is half prepared to handle any possible
configuration the HW engineer has chosen
considering we have the information on
one of the GHWPARAMS registers to do
runtime checking of certain features.
More runtime checks can, and should, be added
in order to make this driver even more flexible
with regards to number of endpoints, FIFO sizes,
transfer types, etc.
While this supports only the device side, for
now, we will add support for Host side (xHCI -
see the updated series Sebastian has sent [1])
and OTG after we have it all stabilized.
[1] http://marc.info/?l=linux-usb&m=131341992020339&w=2
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-08-19 23:10:58 +08:00
|
|
|
void dwc3_ep0_out_start(struct dwc3 *dwc);
|
2012-06-26 01:10:43 +08:00
|
|
|
int dwc3_gadget_ep0_set_halt(struct usb_ep *ep, int value);
|
usb: Introduce DesignWare USB3 DRD Driver
The DesignWare USB3 is a highly
configurable IP Core which can be
instantiated as Dual-Role Device (DRD),
Peripheral Only and Host Only (XHCI)
configurations.
Several other parameters can be configured
like amount of FIFO space, amount of TX and
RX endpoints, amount of Host Interrupters,
etc.
The current driver has been validated with
a virtual model of version 1.73a of that core
and with an FPGA burned with version 1.83a
of the DRD core. We have support for PCIe
bus, which is used on FPGA prototyping, and
for the OMAP5, more adaptation (or glue)
layers can be easily added and the driver
is half prepared to handle any possible
configuration the HW engineer has chosen
considering we have the information on
one of the GHWPARAMS registers to do
runtime checking of certain features.
More runtime checks can, and should, be added
in order to make this driver even more flexible
with regards to number of endpoints, FIFO sizes,
transfer types, etc.
While this supports only the device side, for
now, we will add support for Host side (xHCI -
see the updated series Sebastian has sent [1])
and OTG after we have it all stabilized.
[1] http://marc.info/?l=linux-usb&m=131341992020339&w=2
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-08-19 23:10:58 +08:00
|
|
|
int dwc3_gadget_ep0_queue(struct usb_ep *ep, struct usb_request *request,
|
|
|
|
gfp_t gfp_flags);
|
|
|
|
int __dwc3_gadget_ep_set_halt(struct dwc3_ep *dep, int value);
|
|
|
|
int dwc3_send_gadget_ep_cmd(struct dwc3 *dwc, unsigned ep,
|
|
|
|
unsigned cmd, struct dwc3_gadget_ep_cmd_params *params);
|
2012-04-24 21:19:11 +08:00
|
|
|
int dwc3_send_gadget_generic_command(struct dwc3 *dwc, int cmd, u32 param);
|
usb: Introduce DesignWare USB3 DRD Driver
The DesignWare USB3 is a highly
configurable IP Core which can be
instantiated as Dual-Role Device (DRD),
Peripheral Only and Host Only (XHCI)
configurations.
Several other parameters can be configured
like amount of FIFO space, amount of TX and
RX endpoints, amount of Host Interrupters,
etc.
The current driver has been validated with
a virtual model of version 1.73a of that core
and with an FPGA burned with version 1.83a
of the DRD core. We have support for PCIe
bus, which is used on FPGA prototyping, and
for the OMAP5, more adaptation (or glue)
layers can be easily added and the driver
is half prepared to handle any possible
configuration the HW engineer has chosen
considering we have the information on
one of the GHWPARAMS registers to do
runtime checking of certain features.
More runtime checks can, and should, be added
in order to make this driver even more flexible
with regards to number of endpoints, FIFO sizes,
transfer types, etc.
While this supports only the device side, for
now, we will add support for Host side (xHCI -
see the updated series Sebastian has sent [1])
and OTG after we have it all stabilized.
[1] http://marc.info/?l=linux-usb&m=131341992020339&w=2
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-08-19 23:10:58 +08:00
|
|
|
|
|
|
|
/**
|
|
|
|
* dwc3_gadget_ep_get_transfer_index - Gets transfer index from HW
|
|
|
|
* @dwc: DesignWare USB3 Pointer
|
|
|
|
* @number: DWC endpoint number
|
|
|
|
*
|
|
|
|
* Caller should take care of locking
|
|
|
|
*/
|
|
|
|
static inline u32 dwc3_gadget_ep_get_transfer_index(struct dwc3 *dwc, u8 number)
|
|
|
|
{
|
|
|
|
u32 res_id;
|
|
|
|
|
|
|
|
res_id = dwc3_readl(dwc->regs, DWC3_DEPCMD(number));
|
|
|
|
|
|
|
|
return DWC3_DEPCMD_GET_RSC_IDX(res_id);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* dwc3_gadget_event_string - returns event name
|
|
|
|
* @event: the event code
|
|
|
|
*/
|
|
|
|
static inline const char *dwc3_gadget_event_string(u8 event)
|
|
|
|
{
|
|
|
|
switch (event) {
|
|
|
|
case DWC3_DEVICE_EVENT_DISCONNECT:
|
|
|
|
return "Disconnect";
|
|
|
|
case DWC3_DEVICE_EVENT_RESET:
|
|
|
|
return "Reset";
|
|
|
|
case DWC3_DEVICE_EVENT_CONNECT_DONE:
|
|
|
|
return "Connection Done";
|
|
|
|
case DWC3_DEVICE_EVENT_LINK_STATUS_CHANGE:
|
|
|
|
return "Link Status Change";
|
|
|
|
case DWC3_DEVICE_EVENT_WAKEUP:
|
|
|
|
return "WakeUp";
|
|
|
|
case DWC3_DEVICE_EVENT_EOPF:
|
|
|
|
return "End-Of-Frame";
|
|
|
|
case DWC3_DEVICE_EVENT_SOF:
|
|
|
|
return "Start-Of-Frame";
|
|
|
|
case DWC3_DEVICE_EVENT_ERRATIC_ERROR:
|
|
|
|
return "Erratic Error";
|
|
|
|
case DWC3_DEVICE_EVENT_CMD_CMPL:
|
|
|
|
return "Command Complete";
|
|
|
|
case DWC3_DEVICE_EVENT_OVERFLOW:
|
|
|
|
return "Overflow";
|
|
|
|
}
|
|
|
|
|
|
|
|
return "UNKNOWN";
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* dwc3_ep_event_string - returns event name
|
|
|
|
* @event: then event code
|
|
|
|
*/
|
|
|
|
static inline const char *dwc3_ep_event_string(u8 event)
|
|
|
|
{
|
|
|
|
switch (event) {
|
|
|
|
case DWC3_DEPEVT_XFERCOMPLETE:
|
|
|
|
return "Transfer Complete";
|
|
|
|
case DWC3_DEPEVT_XFERINPROGRESS:
|
|
|
|
return "Transfer In-Progress";
|
|
|
|
case DWC3_DEPEVT_XFERNOTREADY:
|
|
|
|
return "Transfer Not Ready";
|
|
|
|
case DWC3_DEPEVT_RXTXFIFOEVT:
|
|
|
|
return "FIFO";
|
|
|
|
case DWC3_DEPEVT_STREAMEVT:
|
|
|
|
return "Stream";
|
|
|
|
case DWC3_DEPEVT_EPCMDCMPLT:
|
|
|
|
return "Endpoint Command Complete";
|
|
|
|
}
|
|
|
|
|
|
|
|
return "UNKNOWN";
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif /* __DRIVERS_USB_DWC3_GADGET_H */
|