2005-04-17 06:20:36 +08:00
|
|
|
/*
|
2006-10-04 05:01:26 +08:00
|
|
|
* arch/ppc/platforms/spruce.h
|
2005-04-17 06:20:36 +08:00
|
|
|
*
|
|
|
|
|
* Definitions for IBM Spruce reference board support
|
|
|
|
|
*
|
|
|
|
|
* Authors: Matt Porter and Johnnie Peters
|
|
|
|
|
* mporter@mvista.com
|
|
|
|
|
* jpeters@mvista.com
|
|
|
|
|
*
|
|
|
|
|
* 2001 (c) MontaVista, Software, Inc. This file is licensed under
|
|
|
|
|
* the terms of the GNU General Public License version 2. This program
|
|
|
|
|
* is licensed "as is" without any warranty of any kind, whether express
|
|
|
|
|
* or implied.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifdef __KERNEL__
|
|
|
|
|
#ifndef __ASM_SPRUCE_H__
|
|
|
|
|
#define __ASM_SPRUCE_H__
|
|
|
|
|
|
|
|
|
|
#define SPRUCE_PCI_CONFIG_ADDR 0xfec00000
|
|
|
|
|
#define SPRUCE_PCI_CONFIG_DATA 0xfec00004
|
|
|
|
|
|
|
|
|
|
#define SPRUCE_PCI_PHY_IO_BASE 0xf8000000
|
|
|
|
|
#define SPRUCE_PCI_IO_BASE SPRUCE_PCI_PHY_IO_BASE
|
|
|
|
|
|
|
|
|
|
#define SPRUCE_PCI_SYS_MEM_BASE 0x00000000
|
|
|
|
|
|
|
|
|
|
#define SPRUCE_PCI_LOWER_MEM 0x80000000
|
|
|
|
|
#define SPRUCE_PCI_UPPER_MEM 0x9fffffff
|
|
|
|
|
#define SPRUCE_PCI_LOWER_IO 0x00000000
|
|
|
|
|
#define SPRUCE_PCI_UPPER_IO 0x03ffffff
|
|
|
|
|
|
|
|
|
|
#define SPRUCE_ISA_IO_BASE SPRUCE_PCI_IO_BASE
|
|
|
|
|
|
|
|
|
|
#define SPRUCE_MEM_SIZE 0x04000000
|
|
|
|
|
#define SPRUCE_BUS_SPEED 66666667
|
|
|
|
|
|
|
|
|
|
#define SPRUCE_NVRAM_BASE_ADDR 0xff800000
|
|
|
|
|
#define SPRUCE_RTC_BASE_ADDR SPRUCE_NVRAM_BASE_ADDR
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Serial port defines
|
|
|
|
|
*/
|
|
|
|
|
#define SPRUCE_FPGA_REG_A 0xff820000
|
|
|
|
|
#define SPRUCE_UARTCLK_33M 0x02
|
|
|
|
|
#define SPRUCE_UARTCLK_IS_33M(reg) (reg & SPRUCE_UARTCLK_33M)
|
|
|
|
|
|
|
|
|
|
#define UART0_IO_BASE 0xff600300
|
|
|
|
|
#define UART1_IO_BASE 0xff600400
|
|
|
|
|
|
|
|
|
|
#define RS_TABLE_SIZE 2
|
|
|
|
|
|
|
|
|
|
#define SPRUCE_BAUD_33M (33000000/64)
|
|
|
|
|
#define SPRUCE_BAUD_30M (30000000/64)
|
|
|
|
|
#define BASE_BAUD SPRUCE_BAUD_33M
|
|
|
|
|
|
|
|
|
|
#define UART0_INT 3
|
|
|
|
|
#define UART1_INT 4
|
|
|
|
|
|
|
|
|
|
#define STD_UART_OP(num) \
|
|
|
|
|
{ 0, BASE_BAUD, 0, UART##num##_INT, \
|
|
|
|
|
ASYNC_BOOT_AUTOCONF, \
|
|
|
|
|
iomem_base: (unsigned char *) UART##num##_IO_BASE, \
|
|
|
|
|
io_type: SERIAL_IO_MEM},
|
|
|
|
|
|
|
|
|
|
#define SERIAL_PORT_DFNS \
|
|
|
|
|
STD_UART_OP(0) \
|
|
|
|
|
STD_UART_OP(1)
|
|
|
|
|
|
|
|
|
|
#endif /* __ASM_SPRUCE_H__ */
|
|
|
|
|
#endif /* __KERNEL__ */
|
