2015-08-24 16:13:14 +08:00
|
|
|
#dmaengine debug flags
|
2014-07-15 04:47:26 +08:00
|
|
|
subdir-ccflags-$(CONFIG_DMADEVICES_DEBUG) := -DDEBUG
|
|
|
|
|
subdir-ccflags-$(CONFIG_DMADEVICES_VDEBUG) += -DVERBOSE_DEBUG
|
2010-02-10 05:34:54 +08:00
|
|
|
|
2015-08-24 16:13:14 +08:00
|
|
|
#core
|
2006-05-24 08:50:37 +08:00
|
|
|
obj-$(CONFIG_DMA_ENGINE) += dmaengine.o
|
2012-04-13 19:07:23 +08:00
|
|
|
obj-$(CONFIG_DMA_VIRTUAL_CHANNELS) += virt-dma.o
|
2013-04-09 19:05:43 +08:00
|
|
|
obj-$(CONFIG_DMA_ACPI) += acpi-dma.o
|
2013-02-13 01:15:02 +08:00
|
|
|
obj-$(CONFIG_DMA_OF) += of-dma.o
|
|
|
|
|
|
2015-08-24 16:13:14 +08:00
|
|
|
#dmatest
|
2008-07-09 02:58:45 +08:00
|
|
|
obj-$(CONFIG_DMATEST) += dmatest.o
|
2015-08-24 16:13:14 +08:00
|
|
|
|
|
|
|
|
#devices
|
2017-07-07 20:11:19 +08:00
|
|
|
obj-$(CONFIG_ALTERA_MSGDMA) += altera-msgdma.o
|
2015-08-24 16:13:14 +08:00
|
|
|
obj-$(CONFIG_AMBA_PL08X) += amba-pl08x.o
|
|
|
|
|
obj-$(CONFIG_AMCC_PPC440SPE_ADMA) += ppc4xx/
|
2009-07-04 01:24:33 +08:00
|
|
|
obj-$(CONFIG_AT_HDMAC) += at_hdmac.o
|
2014-10-22 23:22:18 +08:00
|
|
|
obj-$(CONFIG_AT_XDMAC) += at_xdmac.o
|
2015-08-24 16:13:14 +08:00
|
|
|
obj-$(CONFIG_AXI_DMAC) += dma-axi-dmac.o
|
2017-05-15 13:04:54 +08:00
|
|
|
obj-$(CONFIG_BCM_SBA_RAID) += bcm-sba-raid.o
|
2009-11-20 02:49:17 +08:00
|
|
|
obj-$(CONFIG_COH901318) += coh901318.o coh901318_lli.o
|
2015-08-24 16:13:14 +08:00
|
|
|
obj-$(CONFIG_DMA_BCM2835) += bcm2835-dma.o
|
|
|
|
|
obj-$(CONFIG_DMA_JZ4740) += dma-jz4740.o
|
|
|
|
|
obj-$(CONFIG_DMA_JZ4780) += dma-jz4780.o
|
|
|
|
|
obj-$(CONFIG_DMA_OMAP) += omap-dma.o
|
|
|
|
|
obj-$(CONFIG_DMA_SA11X0) += sa11x0-dma.o
|
|
|
|
|
obj-$(CONFIG_DMA_SUN4I) += sun4i-dma.o
|
|
|
|
|
obj-$(CONFIG_DMA_SUN6I) += sun6i-dma.o
|
|
|
|
|
obj-$(CONFIG_DW_DMAC_CORE) += dw/
|
|
|
|
|
obj-$(CONFIG_EP93XX_DMA) += ep93xx_dma.o
|
|
|
|
|
obj-$(CONFIG_FSL_DMA) += fsldma.o
|
|
|
|
|
obj-$(CONFIG_FSL_EDMA) += fsl-edma.o
|
|
|
|
|
obj-$(CONFIG_FSL_RAID) += fsl_raid.o
|
|
|
|
|
obj-$(CONFIG_HSU_DMA) += hsu/
|
|
|
|
|
obj-$(CONFIG_IMG_MDC_DMA) += img-mdc-dma.o
|
2010-10-06 16:25:55 +08:00
|
|
|
obj-$(CONFIG_IMX_DMA) += imx-dma.o
|
2015-08-24 16:13:14 +08:00
|
|
|
obj-$(CONFIG_IMX_SDMA) += imx-sdma.o
|
2015-09-22 00:48:45 +08:00
|
|
|
obj-$(CONFIG_INTEL_IDMA64) += idma64.o
|
2015-08-24 16:13:14 +08:00
|
|
|
obj-$(CONFIG_INTEL_IOATDMA) += ioat/
|
|
|
|
|
obj-$(CONFIG_INTEL_IOP_ADMA) += iop-adma.o
|
|
|
|
|
obj-$(CONFIG_INTEL_MIC_X100_DMA) += mic_x100_dma.o
|
|
|
|
|
obj-$(CONFIG_K3_DMA) += k3dma.o
|
|
|
|
|
obj-$(CONFIG_LPC18XX_DMAMUX) += lpc18xx-dmamux.o
|
|
|
|
|
obj-$(CONFIG_MMP_PDMA) += mmp_pdma.o
|
|
|
|
|
obj-$(CONFIG_MMP_TDMA) += mmp_tdma.o
|
|
|
|
|
obj-$(CONFIG_MOXART_DMA) += moxart-dma.o
|
|
|
|
|
obj-$(CONFIG_MPC512X_DMA) += mpc512x_dma.o
|
|
|
|
|
obj-$(CONFIG_MV_XOR) += mv_xor.o
|
2016-06-16 20:28:34 +08:00
|
|
|
obj-$(CONFIG_MV_XOR_V2) += mv_xor_v2.o
|
2011-02-27 00:47:42 +08:00
|
|
|
obj-$(CONFIG_MXS_DMA) += mxs-dma.o
|
2015-08-24 16:13:14 +08:00
|
|
|
obj-$(CONFIG_MX3_IPU) += ipu/
|
|
|
|
|
obj-$(CONFIG_NBPFAXI_DMA) += nbpfaxi.o
|
|
|
|
|
obj-$(CONFIG_PCH_DMA) += pch_dma.o
|
|
|
|
|
obj-$(CONFIG_PL330_DMA) += pl330.o
|
|
|
|
|
obj-$(CONFIG_PPC_BESTCOMM) += bestcomm/
|
dmaengine: pxa: add pxa dmaengine driver
This is a new driver for pxa SoCs, which is also compatible with the former
mmp_pdma.
The rationale behind a new driver (as opposed to incremental patching) was :
- the new driver relies on virt-dma, which obsoletes all the internal
structures of mmp_pdma (sw_desc, hw_desc, ...), and by consequence all the
functions
- mmp_pdma allocates dma coherent descriptors containing not only hardware
descriptors but linked list information
The new driver only puts the dma hardware descriptors (ie. 4 u32) into the
dma pool allocated memory. This changes completely the way descriptors are
handled
- the architecture behind the interrupt/tasklet management was rewritten to be
more conforming to virt-dma
- the buffers alignment is handled differently
The former driver assumed that the DMA channel stopped between each
descriptor. The new one chains descriptors to let the channel running. This
is a necessary guarantee for real-time high bandwidth usecases such as video
capture on "old" architectures such as pxa.
- hot chaining / cold chaining / no chaining
Whenever possible, submitting a descriptor "hot chains" it to a running
channel. There is still no guarantee that the descriptor will be issued, as
the channel might be stopped just before the descriptor is submitted. Yet
this allows to submit several video buffers, and resubmit a buffer while
another is under handling.
As before, dma_async_issue_pending() is the only guarantee to have all the
buffers issued.
When an alignment issue is detected (ie. one address in a descriptor is not
a multiple of 8), if the already running channel is in "aligned mode", the
channel will stop, and restarted in "misaligned mode" to finished the issued
list.
- descriptors reusing
A submitted, issued and completed descriptor can be reused, ie resubmitted if
it was prepared with the proper flag (DMA_PREP_ACK). Only a channel
resources release will in this case release that buffer.
This allows a rolling ring of buffers to be reused, where there are several
thousands of hardware descriptors used (video buffer for example).
Additionally, a set of more casual features is introduced :
- debugging traces
- lockless way to know if a descriptor is terminated or not
The driver was tested on zylonite board (pxa3xx) and mioa701 (pxa27x),
with dmatest, pxa_camera and pxamci.
Signed-off-by: Robert Jarzmik <robert.jarzmik@free.fr>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
2015-05-26 05:29:20 +08:00
|
|
|
obj-$(CONFIG_PXA_DMA) += pxa_dma.o
|
2015-08-24 16:13:14 +08:00
|
|
|
obj-$(CONFIG_RENESAS_DMA) += sh/
|
2011-10-28 10:22:39 +08:00
|
|
|
obj-$(CONFIG_SIRF_DMA) += sirf-dma.o
|
2010-03-30 21:33:42 +08:00
|
|
|
obj-$(CONFIG_STE_DMA40) += ste_dma40.o ste_dma40_ll.o
|
2015-10-16 21:59:14 +08:00
|
|
|
obj-$(CONFIG_STM32_DMA) += stm32-dma.o
|
2013-10-08 05:42:10 +08:00
|
|
|
obj-$(CONFIG_S3C24XX_DMAC) += s3c24xx-dma.o
|
2015-08-24 16:13:14 +08:00
|
|
|
obj-$(CONFIG_TXX9_DMAC) += txx9dmac.o
|
|
|
|
|
obj-$(CONFIG_TEGRA20_APB_DMA) += tegra20-apb-dma.o
|
2016-05-13 01:02:23 +08:00
|
|
|
obj-$(CONFIG_TEGRA210_ADMA) += tegra210-adma.o
|
2015-08-24 16:13:14 +08:00
|
|
|
obj-$(CONFIG_TIMB_DMA) += timb_dma.o
|
2013-06-20 18:13:04 +08:00
|
|
|
obj-$(CONFIG_TI_CPPI41) += cppi41.o
|
2015-08-24 16:13:14 +08:00
|
|
|
obj-$(CONFIG_TI_DMA_CROSSBAR) += ti-dma-crossbar.o
|
|
|
|
|
obj-$(CONFIG_TI_EDMA) += edma.o
|
2015-03-18 21:47:34 +08:00
|
|
|
obj-$(CONFIG_XGENE_DMA) += xgene-dma.o
|
2016-12-15 22:03:35 +08:00
|
|
|
obj-$(CONFIG_ZX_DMA) += zx_dma.o
|
2016-10-18 17:39:11 +08:00
|
|
|
obj-$(CONFIG_ST_FDMA) += st_fdma.o
|
2015-08-24 16:13:14 +08:00
|
|
|
|
2016-02-05 12:34:32 +08:00
|
|
|
obj-y += qcom/
|
2015-08-24 16:13:14 +08:00
|
|
|
obj-y += xilinx/
|
