2012-02-10 12:12:21 +08:00
|
|
|
/*
|
|
|
|
|
* SAMSUNG EXYNOS5250 SoC device tree source
|
|
|
|
|
*
|
|
|
|
|
* Copyright (c) 2012 Samsung Electronics Co., Ltd.
|
|
|
|
|
* http://www.samsung.com
|
|
|
|
|
*
|
|
|
|
|
* SAMSUNG EXYNOS5250 SoC device nodes are listed in this file.
|
|
|
|
|
* EXYNOS5250 based board files can include this file and provide
|
|
|
|
|
* values for board specfic bindings.
|
|
|
|
|
*
|
|
|
|
|
* Note: This file does not include device nodes for all the controllers in
|
|
|
|
|
* EXYNOS5250 SoC. As device tree coverage for EXYNOS5250 increases,
|
|
|
|
|
* additional nodes can be added to this file.
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
|
|
|
|
|
|
/ {
|
|
|
|
|
compatible = "samsung,exynos5250";
|
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
|
|
2012-07-14 09:45:36 +08:00
|
|
|
aliases {
|
|
|
|
|
spi0 = &spi_0;
|
|
|
|
|
spi1 = &spi_1;
|
|
|
|
|
spi2 = &spi_2;
|
2012-09-07 13:13:08 +08:00
|
|
|
gsc0 = &gsc_0;
|
|
|
|
|
gsc1 = &gsc_1;
|
|
|
|
|
gsc2 = &gsc_2;
|
|
|
|
|
gsc3 = &gsc_3;
|
2012-11-21 12:31:32 +08:00
|
|
|
mshc0 = &dwmmc_0;
|
|
|
|
|
mshc1 = &dwmmc_1;
|
|
|
|
|
mshc2 = &dwmmc_2;
|
|
|
|
|
mshc3 = &dwmmc_3;
|
2012-11-20 17:20:40 +08:00
|
|
|
i2c0 = &i2c_0;
|
|
|
|
|
i2c1 = &i2c_1;
|
|
|
|
|
i2c2 = &i2c_2;
|
|
|
|
|
i2c3 = &i2c_3;
|
|
|
|
|
i2c4 = &i2c_4;
|
|
|
|
|
i2c5 = &i2c_5;
|
|
|
|
|
i2c6 = &i2c_6;
|
|
|
|
|
i2c7 = &i2c_7;
|
|
|
|
|
i2c8 = &i2c_8;
|
2012-07-14 09:45:36 +08:00
|
|
|
};
|
|
|
|
|
|
2012-05-15 22:47:53 +08:00
|
|
|
gic:interrupt-controller@10481000 {
|
2012-02-10 12:12:21 +08:00
|
|
|
compatible = "arm,cortex-a9-gic";
|
|
|
|
|
#interrupt-cells = <3>;
|
|
|
|
|
interrupt-controller;
|
2012-05-15 22:47:53 +08:00
|
|
|
reg = <0x10481000 0x1000>, <0x10482000 0x2000>;
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
|
|
|
|
|
2012-05-18 11:59:35 +08:00
|
|
|
combiner:interrupt-controller@10440000 {
|
|
|
|
|
compatible = "samsung,exynos4210-combiner";
|
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
samsung,combiner-nr = <32>;
|
|
|
|
|
reg = <0x10440000 0x1000>;
|
|
|
|
|
interrupts = <0 0 0>, <0 1 0>, <0 2 0>, <0 3 0>,
|
|
|
|
|
<0 4 0>, <0 5 0>, <0 6 0>, <0 7 0>,
|
|
|
|
|
<0 8 0>, <0 9 0>, <0 10 0>, <0 11 0>,
|
|
|
|
|
<0 12 0>, <0 13 0>, <0 14 0>, <0 15 0>,
|
|
|
|
|
<0 16 0>, <0 17 0>, <0 18 0>, <0 19 0>,
|
|
|
|
|
<0 20 0>, <0 21 0>, <0 22 0>, <0 23 0>,
|
|
|
|
|
<0 24 0>, <0 25 0>, <0 26 0>, <0 27 0>,
|
|
|
|
|
<0 28 0>, <0 29 0>, <0 30 0>, <0 31 0>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-02-10 12:12:21 +08:00
|
|
|
watchdog {
|
|
|
|
|
compatible = "samsung,s3c2410-wdt";
|
|
|
|
|
reg = <0x101D0000 0x100>;
|
|
|
|
|
interrupts = <0 42 0>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-10-23 21:51:33 +08:00
|
|
|
codec@11000000 {
|
|
|
|
|
compatible = "samsung,mfc-v6";
|
|
|
|
|
reg = <0x11000000 0x10000>;
|
|
|
|
|
interrupts = <0 96 0>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-02-10 12:12:21 +08:00
|
|
|
rtc {
|
|
|
|
|
compatible = "samsung,s3c6410-rtc";
|
|
|
|
|
reg = <0x101E0000 0x100>;
|
|
|
|
|
interrupts = <0 43 0>, <0 44 0>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-10-29 20:23:29 +08:00
|
|
|
tmu@10060000 {
|
|
|
|
|
compatible = "samsung,exynos5250-tmu";
|
|
|
|
|
reg = <0x10060000 0x100>;
|
|
|
|
|
interrupts = <0 65 0>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-02-10 12:12:21 +08:00
|
|
|
serial@12C00000 {
|
|
|
|
|
compatible = "samsung,exynos4210-uart";
|
|
|
|
|
reg = <0x12C00000 0x100>;
|
|
|
|
|
interrupts = <0 51 0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
serial@12C10000 {
|
|
|
|
|
compatible = "samsung,exynos4210-uart";
|
|
|
|
|
reg = <0x12C10000 0x100>;
|
|
|
|
|
interrupts = <0 52 0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
serial@12C20000 {
|
|
|
|
|
compatible = "samsung,exynos4210-uart";
|
|
|
|
|
reg = <0x12C20000 0x100>;
|
|
|
|
|
interrupts = <0 53 0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
serial@12C30000 {
|
|
|
|
|
compatible = "samsung,exynos4210-uart";
|
|
|
|
|
reg = <0x12C30000 0x100>;
|
|
|
|
|
interrupts = <0 54 0>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-11-20 20:02:11 +08:00
|
|
|
sata@122F0000 {
|
|
|
|
|
compatible = "samsung,exynos5-sata-ahci";
|
|
|
|
|
reg = <0x122F0000 0x1ff>;
|
|
|
|
|
interrupts = <0 115 0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
sata-phy@12170000 {
|
|
|
|
|
compatible = "samsung,exynos5-sata-phy";
|
|
|
|
|
reg = <0x12170000 0x1ff>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-11-20 17:20:40 +08:00
|
|
|
i2c_0: i2c@12C60000 {
|
2012-02-10 12:12:21 +08:00
|
|
|
compatible = "samsung,s3c2440-i2c";
|
|
|
|
|
reg = <0x12C60000 0x100>;
|
|
|
|
|
interrupts = <0 56 0>;
|
2012-05-15 22:47:53 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-20 17:20:40 +08:00
|
|
|
i2c_1: i2c@12C70000 {
|
2012-02-10 12:12:21 +08:00
|
|
|
compatible = "samsung,s3c2440-i2c";
|
|
|
|
|
reg = <0x12C70000 0x100>;
|
|
|
|
|
interrupts = <0 57 0>;
|
2012-05-15 22:47:53 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-20 17:20:40 +08:00
|
|
|
i2c_2: i2c@12C80000 {
|
2012-02-10 12:12:21 +08:00
|
|
|
compatible = "samsung,s3c2440-i2c";
|
|
|
|
|
reg = <0x12C80000 0x100>;
|
|
|
|
|
interrupts = <0 58 0>;
|
2012-05-15 22:47:53 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-20 17:20:40 +08:00
|
|
|
i2c_3: i2c@12C90000 {
|
2012-02-10 12:12:21 +08:00
|
|
|
compatible = "samsung,s3c2440-i2c";
|
|
|
|
|
reg = <0x12C90000 0x100>;
|
|
|
|
|
interrupts = <0 59 0>;
|
2012-05-15 22:47:53 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-20 17:20:40 +08:00
|
|
|
i2c_4: i2c@12CA0000 {
|
2012-02-10 12:12:21 +08:00
|
|
|
compatible = "samsung,s3c2440-i2c";
|
|
|
|
|
reg = <0x12CA0000 0x100>;
|
|
|
|
|
interrupts = <0 60 0>;
|
2012-05-15 22:47:53 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-20 17:20:40 +08:00
|
|
|
i2c_5: i2c@12CB0000 {
|
2012-02-10 12:12:21 +08:00
|
|
|
compatible = "samsung,s3c2440-i2c";
|
|
|
|
|
reg = <0x12CB0000 0x100>;
|
|
|
|
|
interrupts = <0 61 0>;
|
2012-05-15 22:47:53 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-20 17:20:40 +08:00
|
|
|
i2c_6: i2c@12CC0000 {
|
2012-02-10 12:12:21 +08:00
|
|
|
compatible = "samsung,s3c2440-i2c";
|
|
|
|
|
reg = <0x12CC0000 0x100>;
|
|
|
|
|
interrupts = <0 62 0>;
|
2012-05-15 22:47:53 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-20 17:20:40 +08:00
|
|
|
i2c_7: i2c@12CD0000 {
|
2012-02-10 12:12:21 +08:00
|
|
|
compatible = "samsung,s3c2440-i2c";
|
|
|
|
|
reg = <0x12CD0000 0x100>;
|
|
|
|
|
interrupts = <0 63 0>;
|
2012-05-15 22:47:53 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-10-29 20:51:42 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-20 17:20:40 +08:00
|
|
|
i2c_8: i2c@12CE0000 {
|
2012-10-29 20:51:42 +08:00
|
|
|
compatible = "samsung,s3c2440-hdmiphy-i2c";
|
|
|
|
|
reg = <0x12CE0000 0x1000>;
|
|
|
|
|
interrupts = <0 64 0>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-11-22 03:30:32 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-20 20:02:11 +08:00
|
|
|
i2c@121D0000 {
|
|
|
|
|
compatible = "samsung,exynos5-sata-phy-i2c";
|
|
|
|
|
reg = <0x121D0000 0x100>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
|
|
|
|
|
2012-07-14 09:45:36 +08:00
|
|
|
spi_0: spi@12d20000 {
|
|
|
|
|
compatible = "samsung,exynos4210-spi";
|
|
|
|
|
reg = <0x12d20000 0x100>;
|
|
|
|
|
interrupts = <0 66 0>;
|
2013-01-18 19:47:07 +08:00
|
|
|
dmas = <&pdma0 5
|
|
|
|
|
&pdma0 4>;
|
|
|
|
|
dma-names = "tx", "rx";
|
2012-07-14 09:45:36 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
spi_1: spi@12d30000 {
|
|
|
|
|
compatible = "samsung,exynos4210-spi";
|
|
|
|
|
reg = <0x12d30000 0x100>;
|
|
|
|
|
interrupts = <0 67 0>;
|
2013-01-18 19:47:07 +08:00
|
|
|
dmas = <&pdma1 5
|
|
|
|
|
&pdma1 4>;
|
|
|
|
|
dma-names = "tx", "rx";
|
2012-07-14 09:45:36 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
spi_2: spi@12d40000 {
|
|
|
|
|
compatible = "samsung,exynos4210-spi";
|
|
|
|
|
reg = <0x12d40000 0x100>;
|
|
|
|
|
interrupts = <0 68 0>;
|
2013-01-18 19:47:07 +08:00
|
|
|
dmas = <&pdma0 7
|
|
|
|
|
&pdma0 6>;
|
|
|
|
|
dma-names = "tx", "rx";
|
2012-07-14 09:45:36 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-11-21 12:31:32 +08:00
|
|
|
dwmmc_0: dwmmc0@12200000 {
|
2012-09-26 08:02:59 +08:00
|
|
|
compatible = "samsung,exynos5250-dw-mshc";
|
|
|
|
|
reg = <0x12200000 0x1000>;
|
|
|
|
|
interrupts = <0 75 0>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-11-21 12:31:32 +08:00
|
|
|
dwmmc_1: dwmmc1@12210000 {
|
2012-09-26 08:02:59 +08:00
|
|
|
compatible = "samsung,exynos5250-dw-mshc";
|
|
|
|
|
reg = <0x12210000 0x1000>;
|
|
|
|
|
interrupts = <0 76 0>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-11-21 12:31:32 +08:00
|
|
|
dwmmc_2: dwmmc2@12220000 {
|
2012-09-26 08:02:59 +08:00
|
|
|
compatible = "samsung,exynos5250-dw-mshc";
|
|
|
|
|
reg = <0x12220000 0x1000>;
|
|
|
|
|
interrupts = <0 77 0>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-11-21 12:31:32 +08:00
|
|
|
dwmmc_3: dwmmc3@12230000 {
|
2012-09-26 08:02:59 +08:00
|
|
|
compatible = "samsung,exynos5250-dw-mshc";
|
|
|
|
|
reg = <0x12230000 0x1000>;
|
|
|
|
|
interrupts = <0 78 0>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
2013-01-18 19:47:06 +08:00
|
|
|
i2s0: i2s@03830000 {
|
2013-01-18 19:47:04 +08:00
|
|
|
compatible = "samsung,i2s-v5";
|
|
|
|
|
reg = <0x03830000 0x100>;
|
|
|
|
|
dmas = <&pdma0 10
|
|
|
|
|
&pdma0 9
|
|
|
|
|
&pdma0 8>;
|
|
|
|
|
dma-names = "tx", "rx", "tx-sec";
|
|
|
|
|
samsung,supports-6ch;
|
|
|
|
|
samsung,supports-rstclr;
|
|
|
|
|
samsung,supports-secdai;
|
|
|
|
|
samsung,idma-addr = <0x03000000>;
|
|
|
|
|
};
|
|
|
|
|
|
2013-01-18 19:47:06 +08:00
|
|
|
i2s1: i2s@12D60000 {
|
2013-01-18 19:47:04 +08:00
|
|
|
compatible = "samsung,i2s-v5";
|
|
|
|
|
reg = <0x12D60000 0x100>;
|
|
|
|
|
dmas = <&pdma1 12
|
|
|
|
|
&pdma1 11>;
|
|
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
};
|
|
|
|
|
|
2013-01-18 19:47:06 +08:00
|
|
|
i2s2: i2s@12D70000 {
|
2013-01-18 19:47:04 +08:00
|
|
|
compatible = "samsung,i2s-v5";
|
|
|
|
|
reg = <0x12D70000 0x100>;
|
|
|
|
|
dmas = <&pdma0 12
|
|
|
|
|
&pdma0 11>;
|
|
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
};
|
|
|
|
|
|
2013-02-13 07:24:15 +08:00
|
|
|
usb@12110000 {
|
|
|
|
|
compatible = "samsung,exynos4210-ehci";
|
|
|
|
|
reg = <0x12110000 0x100>;
|
|
|
|
|
interrupts = <0 71 0>;
|
|
|
|
|
};
|
|
|
|
|
|
2013-02-13 07:24:19 +08:00
|
|
|
usb@12120000 {
|
|
|
|
|
compatible = "samsung,exynos4210-ohci";
|
|
|
|
|
reg = <0x12120000 0x100>;
|
|
|
|
|
interrupts = <0 71 0>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-02-10 12:12:21 +08:00
|
|
|
amba {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
compatible = "arm,amba-bus";
|
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
|
|
pdma0: pdma@121A0000 {
|
|
|
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
|
|
|
reg = <0x121A0000 0x1000>;
|
|
|
|
|
interrupts = <0 34 0>;
|
2013-02-14 11:40:08 +08:00
|
|
|
#dma-cells = <1>;
|
|
|
|
|
#dma-channels = <8>;
|
|
|
|
|
#dma-requests = <32>;
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
pdma1: pdma@121B0000 {
|
|
|
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
|
|
|
reg = <0x121B0000 0x1000>;
|
|
|
|
|
interrupts = <0 35 0>;
|
2013-02-14 11:40:08 +08:00
|
|
|
#dma-cells = <1>;
|
|
|
|
|
#dma-channels = <8>;
|
|
|
|
|
#dma-requests = <32>;
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
|
|
|
|
|
2012-05-15 22:47:53 +08:00
|
|
|
mdma0: mdma@10800000 {
|
2012-02-10 12:12:21 +08:00
|
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
|
|
|
reg = <0x10800000 0x1000>;
|
|
|
|
|
interrupts = <0 33 0>;
|
2013-02-14 11:40:08 +08:00
|
|
|
#dma-cells = <1>;
|
|
|
|
|
#dma-channels = <8>;
|
|
|
|
|
#dma-requests = <1>;
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
|
|
|
|
|
2012-05-15 22:47:53 +08:00
|
|
|
mdma1: mdma@11C10000 {
|
2012-02-10 12:12:21 +08:00
|
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
|
|
|
reg = <0x11C10000 0x1000>;
|
|
|
|
|
interrupts = <0 124 0>;
|
2013-02-14 11:40:08 +08:00
|
|
|
#dma-cells = <1>;
|
|
|
|
|
#dma-channels = <8>;
|
|
|
|
|
#dma-requests = <1>;
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio-controllers {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
|
|
gpa0: gpio-controller@11400000 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400000 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpa1: gpio-controller@11400020 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400020 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpa2: gpio-controller@11400040 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400040 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpb0: gpio-controller@11400060 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400060 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpb1: gpio-controller@11400080 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400080 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpb2: gpio-controller@114000A0 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x114000A0 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpb3: gpio-controller@114000C0 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x114000C0 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpc0: gpio-controller@114000E0 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x114000E0 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpc1: gpio-controller@11400100 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400100 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpc2: gpio-controller@11400120 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400120 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpc3: gpio-controller@11400140 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400140 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-05-15 22:47:53 +08:00
|
|
|
gpc4: gpio-controller@114002E0 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x114002E0 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-02-10 12:12:21 +08:00
|
|
|
gpd0: gpio-controller@11400160 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400160 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpd1: gpio-controller@11400180 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400180 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpy0: gpio-controller@114001A0 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x114001A0 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpy1: gpio-controller@114001C0 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x114001C0 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpy2: gpio-controller@114001E0 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x114001E0 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpy3: gpio-controller@11400200 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400200 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpy4: gpio-controller@11400220 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400220 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpy5: gpio-controller@11400240 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400240 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpy6: gpio-controller@11400260 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400260 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpx0: gpio-controller@11400C00 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400C00 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpx1: gpio-controller@11400C20 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400C20 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpx2: gpio-controller@11400C40 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400C40 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpx3: gpio-controller@11400C60 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x11400C60 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpe0: gpio-controller@13400000 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x13400000 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpe1: gpio-controller@13400020 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x13400020 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpf0: gpio-controller@13400040 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x13400040 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpf1: gpio-controller@13400060 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x13400060 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpg0: gpio-controller@13400080 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x13400080 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpg1: gpio-controller@134000A0 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x134000A0 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpg2: gpio-controller@134000C0 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x134000C0 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gph0: gpio-controller@134000E0 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x134000E0 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gph1: gpio-controller@13400100 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x13400100 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpv0: gpio-controller@10D10000 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x10D10000 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpv1: gpio-controller@10D10020 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x10D10020 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpv2: gpio-controller@10D10040 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
2012-05-15 22:47:53 +08:00
|
|
|
reg = <0x10D10060 0x20>;
|
2012-02-10 12:12:21 +08:00
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpv3: gpio-controller@10D10060 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
2012-05-15 22:47:53 +08:00
|
|
|
reg = <0x10D10080 0x20>;
|
2012-02-10 12:12:21 +08:00
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpv4: gpio-controller@10D10080 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
2012-05-15 22:47:53 +08:00
|
|
|
reg = <0x10D100C0 0x20>;
|
2012-02-10 12:12:21 +08:00
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpz: gpio-controller@03860000 {
|
|
|
|
|
compatible = "samsung,exynos4-gpio";
|
|
|
|
|
reg = <0x03860000 0x20>;
|
|
|
|
|
#gpio-cells = <4>;
|
|
|
|
|
};
|
|
|
|
|
};
|
2012-09-07 13:13:08 +08:00
|
|
|
|
|
|
|
|
gsc_0: gsc@0x13e00000 {
|
|
|
|
|
compatible = "samsung,exynos5-gsc";
|
|
|
|
|
reg = <0x13e00000 0x1000>;
|
|
|
|
|
interrupts = <0 85 0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gsc_1: gsc@0x13e10000 {
|
|
|
|
|
compatible = "samsung,exynos5-gsc";
|
|
|
|
|
reg = <0x13e10000 0x1000>;
|
|
|
|
|
interrupts = <0 86 0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gsc_2: gsc@0x13e20000 {
|
|
|
|
|
compatible = "samsung,exynos5-gsc";
|
|
|
|
|
reg = <0x13e20000 0x1000>;
|
|
|
|
|
interrupts = <0 87 0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gsc_3: gsc@0x13e30000 {
|
|
|
|
|
compatible = "samsung,exynos5-gsc";
|
|
|
|
|
reg = <0x13e30000 0x1000>;
|
|
|
|
|
interrupts = <0 88 0>;
|
|
|
|
|
};
|
2012-10-29 20:48:43 +08:00
|
|
|
|
|
|
|
|
hdmi {
|
|
|
|
|
compatible = "samsung,exynos5-hdmi";
|
2012-12-28 02:35:51 +08:00
|
|
|
reg = <0x14530000 0x70000>;
|
2012-10-29 20:48:43 +08:00
|
|
|
interrupts = <0 95 0>;
|
|
|
|
|
};
|
2012-10-29 20:51:36 +08:00
|
|
|
|
|
|
|
|
mixer {
|
|
|
|
|
compatible = "samsung,exynos5-mixer";
|
|
|
|
|
reg = <0x14450000 0x10000>;
|
|
|
|
|
interrupts = <0 94 0>;
|
|
|
|
|
};
|
2013-02-13 03:11:58 +08:00
|
|
|
|
|
|
|
|
dp-controller {
|
|
|
|
|
compatible = "samsung,exynos5-dp";
|
|
|
|
|
reg = <0x145b0000 0x1000>;
|
|
|
|
|
interrupts = <10 3>;
|
|
|
|
|
interrupt-parent = <&combiner>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
|
|
dptx-phy {
|
|
|
|
|
reg = <0x10040720>;
|
|
|
|
|
samsung,enable-mask = <1>;
|
|
|
|
|
};
|
|
|
|
|
};
|
2012-02-10 12:12:21 +08:00
|
|
|
};
|
