2009-06-06 20:56:33 +08:00
|
|
|
|
perf-list(1)
|
2008-04-16 04:39:31 +08:00
|
|
|
|
============
|
2009-06-06 20:56:33 +08:00
|
|
|
|
|
|
|
|
|
|
NAME
|
|
|
|
|
|
----
|
|
|
|
|
|
perf-list - List all symbolic event types
|
|
|
|
|
|
|
|
|
|
|
|
SYNOPSIS
|
|
|
|
|
|
--------
|
|
|
|
|
|
[verse]
|
2008-04-16 04:39:31 +08:00
|
|
|
|
'perf list'
|
2009-06-06 20:56:33 +08:00
|
|
|
|
|
|
|
|
|
|
DESCRIPTION
|
|
|
|
|
|
-----------
|
|
|
|
|
|
This command displays the symbolic event types which can be selected in the
|
|
|
|
|
|
various perf commands with the -e option.
|
|
|
|
|
|
|
2010-10-15 09:51:00 +08:00
|
|
|
|
EVENT MODIFIERS
|
|
|
|
|
|
---------------
|
|
|
|
|
|
|
|
|
|
|
|
Events can optionally have a modifer by appending a colon and one or
|
|
|
|
|
|
more modifiers. Modifiers allow the user to restrict when events are
|
|
|
|
|
|
counted with 'u' for user-space, 'k' for kernel, 'h' for hypervisor.
|
|
|
|
|
|
|
|
|
|
|
|
The 'p' modifier can be used for specifying how precise the instruction
|
|
|
|
|
|
address should be. The 'p' modifier is currently only implemented for
|
|
|
|
|
|
Intel PEBS and can be specified multiple times:
|
|
|
|
|
|
0 - SAMPLE_IP can have arbitrary skid
|
|
|
|
|
|
1 - SAMPLE_IP must have constant skid
|
|
|
|
|
|
2 - SAMPLE_IP requested to have 0 skid
|
|
|
|
|
|
3 - SAMPLE_IP must have 0 skid
|
|
|
|
|
|
|
|
|
|
|
|
The PEBS implementation now supports up to 2.
|
|
|
|
|
|
|
2010-05-05 22:20:05 +08:00
|
|
|
|
RAW HARDWARE EVENT DESCRIPTOR
|
|
|
|
|
|
-----------------------------
|
|
|
|
|
|
Even when an event is not available in a symbolic form within perf right now,
|
2010-05-08 01:07:05 +08:00
|
|
|
|
it can be encoded in a per processor specific way.
|
|
|
|
|
|
|
|
|
|
|
|
For instance For x86 CPUs NNN represents the raw register encoding with the
|
|
|
|
|
|
layout of IA32_PERFEVTSELx MSRs (see [Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 3B: System Programming Guide] Figure 30-1 Layout
|
|
|
|
|
|
of IA32_PERFEVTSELx MSRs) or AMD's PerfEvtSeln (see [AMD64 Architecture Programmer’s Manual Volume 2: System Programming], Page 344,
|
|
|
|
|
|
Figure 13-7 Performance Event-Select Register (PerfEvtSeln)).
|
|
|
|
|
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
|
|
|
|
If the Intel docs for a QM720 Core i7 describe an event as:
|
2010-05-05 22:20:05 +08:00
|
|
|
|
|
|
|
|
|
|
Event Umask Event Mask
|
|
|
|
|
|
Num. Value Mnemonic Description Comment
|
|
|
|
|
|
|
|
|
|
|
|
A8H 01H LSD.UOPS Counts the number of micro-ops Use cmask=1 and
|
|
|
|
|
|
delivered by loop stream detector invert to count
|
|
|
|
|
|
cycles
|
|
|
|
|
|
|
|
|
|
|
|
raw encoding of 0x1A8 can be used:
|
|
|
|
|
|
|
|
|
|
|
|
perf stat -e r1a8 -a sleep 1
|
|
|
|
|
|
perf record -e r1a8 ...
|
|
|
|
|
|
|
2010-05-08 01:07:05 +08:00
|
|
|
|
You should refer to the processor specific documentation for getting these
|
|
|
|
|
|
details. Some of them are referenced in the SEE ALSO section below.
|
|
|
|
|
|
|
2009-06-06 20:56:33 +08:00
|
|
|
|
OPTIONS
|
|
|
|
|
|
-------
|
|
|
|
|
|
None
|
|
|
|
|
|
|
|
|
|
|
|
SEE ALSO
|
|
|
|
|
|
--------
|
|
|
|
|
|
linkperf:perf-stat[1], linkperf:perf-top[1],
|
2010-05-08 01:07:05 +08:00
|
|
|
|
linkperf:perf-record[1],
|
|
|
|
|
|
http://www.intel.com/Assets/PDF/manual/253669.pdf[Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 3B: System Programming Guide],
|
|
|
|
|
|
http://support.amd.com/us/Processor_TechDocs/24593.pdf[AMD64 Architecture Programmer’s Manual Volume 2: System Programming]
|
