2006-04-27 07:11:01 +08:00
|
|
|
#ifndef _LINUX_ELF_EM_H
|
|
|
|
#define _LINUX_ELF_EM_H
|
|
|
|
|
|
|
|
/* These constants define the various ELF target machines */
|
|
|
|
#define EM_NONE 0
|
|
|
|
#define EM_M32 1
|
|
|
|
#define EM_SPARC 2
|
|
|
|
#define EM_386 3
|
|
|
|
#define EM_68K 4
|
|
|
|
#define EM_88K 5
|
|
|
|
#define EM_486 6 /* Perhaps disused */
|
|
|
|
#define EM_860 7
|
|
|
|
#define EM_MIPS 8 /* MIPS R3000 (officially, big-endian only) */
|
2006-06-30 04:10:50 +08:00
|
|
|
/* Next two are historical and binaries and
|
|
|
|
modules of these types will be rejected by
|
|
|
|
Linux. */
|
|
|
|
#define EM_MIPS_RS3_LE 10 /* MIPS R3000 little-endian */
|
2006-04-27 07:11:01 +08:00
|
|
|
#define EM_MIPS_RS4_BE 10 /* MIPS R4000 big-endian */
|
2006-06-30 04:10:50 +08:00
|
|
|
|
2006-04-27 07:11:01 +08:00
|
|
|
#define EM_PARISC 15 /* HPPA */
|
|
|
|
#define EM_SPARC32PLUS 18 /* Sun's "v8plus" */
|
|
|
|
#define EM_PPC 20 /* PowerPC */
|
2007-07-21 03:39:53 +08:00
|
|
|
#define EM_PPC64 21 /* PowerPC64 */
|
|
|
|
#define EM_SPU 23 /* Cell BE SPU */
|
2013-08-28 21:24:53 +08:00
|
|
|
#define EM_ARM 40 /* ARM 32 bit */
|
2006-04-27 07:11:01 +08:00
|
|
|
#define EM_SH 42 /* SuperH */
|
|
|
|
#define EM_SPARCV9 43 /* SPARC v9 64-bit */
|
2015-01-28 01:54:39 +08:00
|
|
|
#define EM_H8_300 46 /* Renesas H8/300 */
|
2006-04-27 07:11:01 +08:00
|
|
|
#define EM_IA_64 50 /* HP/Intel IA-64 */
|
|
|
|
#define EM_X86_64 62 /* AMD x86-64 */
|
|
|
|
#define EM_S390 22 /* IBM S/390 */
|
|
|
|
#define EM_CRIS 76 /* Axis Communications 32-bit embedded processor */
|
|
|
|
#define EM_M32R 88 /* Renesas M32R */
|
2008-02-08 20:19:31 +08:00
|
|
|
#define EM_MN10300 89 /* Panasonic/MEI MN10300, AM33 */
|
2014-09-27 00:05:39 +08:00
|
|
|
#define EM_OPENRISC 92 /* OpenRISC 32-bit embedded processor */
|
blackfin architecture
This adds support for the Analog Devices Blackfin processor architecture, and
currently supports the BF533, BF532, BF531, BF537, BF536, BF534, and BF561
(Dual Core) devices, with a variety of development platforms including those
avaliable from Analog Devices (BF533-EZKit, BF533-STAMP, BF537-STAMP,
BF561-EZKIT), and Bluetechnix! Tinyboards.
The Blackfin architecture was jointly developed by Intel and Analog Devices
Inc. (ADI) as the Micro Signal Architecture (MSA) core and introduced it in
December of 2000. Since then ADI has put this core into its Blackfin
processor family of devices. The Blackfin core has the advantages of a clean,
orthogonal,RISC-like microprocessor instruction set. It combines a dual-MAC
(Multiply/Accumulate), state-of-the-art signal processing engine and
single-instruction, multiple-data (SIMD) multimedia capabilities into a single
instruction-set architecture.
The Blackfin architecture, including the instruction set, is described by the
ADSP-BF53x/BF56x Blackfin Processor Programming Reference
http://blackfin.uclinux.org/gf/download/frsrelease/29/2549/Blackfin_PRM.pdf
The Blackfin processor is already supported by major releases of gcc, and
there are binary and source rpms/tarballs for many architectures at:
http://blackfin.uclinux.org/gf/project/toolchain/frs There is complete
documentation, including "getting started" guides available at:
http://docs.blackfin.uclinux.org/ which provides links to the sources and
patches you will need in order to set up a cross-compiling environment for
bfin-linux-uclibc
This patch, as well as the other patches (toolchain, distribution,
uClibc) are actively supported by Analog Devices Inc, at:
http://blackfin.uclinux.org/
We have tested this on LTP, and our test plan (including pass/fails) can
be found at:
http://docs.blackfin.uclinux.org/doku.php?id=testing_the_linux_kernel
[m.kozlowski@tuxland.pl: balance parenthesis in blackfin header files]
Signed-off-by: Bryan Wu <bryan.wu@analog.com>
Signed-off-by: Mariusz Kozlowski <m.kozlowski@tuxland.pl>
Signed-off-by: Aubrey Li <aubrey.li@analog.com>
Signed-off-by: Jie Zhang <jie.zhang@analog.com>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2007-05-07 05:50:22 +08:00
|
|
|
#define EM_BLACKFIN 106 /* ADI Blackfin Processor */
|
2014-11-06 15:19:54 +08:00
|
|
|
#define EM_ALTERA_NIOS2 113 /* Altera Nios II soft-core processor */
|
2011-09-28 00:35:21 +08:00
|
|
|
#define EM_TI_C6000 140 /* TI C6X DSPs */
|
2013-08-28 21:24:53 +08:00
|
|
|
#define EM_AARCH64 183 /* ARM 64 bit */
|
2015-07-23 02:30:14 +08:00
|
|
|
#define EM_TILEPRO 188 /* Tilera TILEPro */
|
2015-08-18 15:28:01 +08:00
|
|
|
#define EM_MICROBLAZE 189 /* Xilinx MicroBlaze */
|
2015-07-23 02:30:14 +08:00
|
|
|
#define EM_TILEGX 191 /* Tilera TILE-Gx */
|
2006-04-27 07:11:01 +08:00
|
|
|
#define EM_FRV 0x5441 /* Fujitsu FR-V */
|
[PATCH] avr32 architecture
This adds support for the Atmel AVR32 architecture as well as the AT32AP7000
CPU and the AT32STK1000 development board.
AVR32 is a new high-performance 32-bit RISC microprocessor core, designed for
cost-sensitive embedded applications, with particular emphasis on low power
consumption and high code density. The AVR32 architecture is not binary
compatible with earlier 8-bit AVR architectures.
The AVR32 architecture, including the instruction set, is described by the
AVR32 Architecture Manual, available from
http://www.atmel.com/dyn/resources/prod_documents/doc32000.pdf
The Atmel AT32AP7000 is the first CPU implementing the AVR32 architecture. It
features a 7-stage pipeline, 16KB instruction and data caches and a full
Memory Management Unit. It also comes with a large set of integrated
peripherals, many of which are shared with the AT91 ARM-based controllers from
Atmel.
Full data sheet is available from
http://www.atmel.com/dyn/resources/prod_documents/doc32003.pdf
while the CPU core implementation including caches and MMU is documented by
the AVR32 AP Technical Reference, available from
http://www.atmel.com/dyn/resources/prod_documents/doc32001.pdf
Information about the AT32STK1000 development board can be found at
http://www.atmel.com/dyn/products/tools_card.asp?tool_id=3918
including a BSP CD image with an earlier version of this patch, development
tools (binaries and source/patches) and a root filesystem image suitable for
booting from SD card.
Alternatively, there's a preliminary "getting started" guide available at
http://avr32linux.org/twiki/bin/view/Main/GettingStarted which provides links
to the sources and patches you will need in order to set up a cross-compiling
environment for avr32-linux.
This patch, as well as the other patches included with the BSP and the
toolchain patches, is actively supported by Atmel Corporation.
[dmccr@us.ibm.com: Fix more pxx_page macro locations]
[bunk@stusta.de: fix `make defconfig']
Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
Signed-off-by: Adrian Bunk <bunk@stusta.de>
Signed-off-by: Dave McCracken <dmccr@us.ibm.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2006-09-26 14:32:13 +08:00
|
|
|
#define EM_AVR32 0x18ad /* Atmel AVR32 */
|
2006-04-27 07:11:01 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* This is an interim value that we will use until the committee comes
|
|
|
|
* up with a final number.
|
|
|
|
*/
|
|
|
|
#define EM_ALPHA 0x9026
|
|
|
|
|
|
|
|
/* Bogus old m32r magic number, used by old tools. */
|
|
|
|
#define EM_CYGNUS_M32R 0x9041
|
|
|
|
/* This is the old interim value for S/390 architecture */
|
|
|
|
#define EM_S390_OLD 0xA390
|
2008-02-08 20:19:31 +08:00
|
|
|
/* Also Panasonic/MEI MN10300, AM33 */
|
|
|
|
#define EM_CYGNUS_MN10300 0xbeef
|
2006-04-27 07:11:01 +08:00
|
|
|
|
|
|
|
|
|
|
|
#endif /* _LINUX_ELF_EM_H */
|