2011-08-11 12:58:06 +08:00
|
|
|
/*
|
2012-07-20 06:17:34 +08:00
|
|
|
* Copyright 2012 Red Hat Inc.
|
2011-08-11 12:58:06 +08:00
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*
|
|
|
|
* Authors: Ben Skeggs
|
|
|
|
*/
|
2015-01-14 13:31:24 +08:00
|
|
|
#include <engine/sec.h>
|
|
|
|
#include <engine/falcon.h>
|
|
|
|
#include "fuc/g98.fuc0s.h"
|
2011-08-11 12:58:06 +08:00
|
|
|
|
2012-12-10 06:00:34 +08:00
|
|
|
#include <core/client.h>
|
2012-07-20 06:17:34 +08:00
|
|
|
#include <core/enum.h>
|
2012-08-13 14:26:07 +08:00
|
|
|
#include <engine/fifo.h>
|
2012-05-02 19:00:20 +08:00
|
|
|
|
2012-07-20 06:17:34 +08:00
|
|
|
/*******************************************************************************
|
|
|
|
* Crypt object classes
|
|
|
|
******************************************************************************/
|
2012-05-02 19:00:20 +08:00
|
|
|
|
2015-01-14 13:31:24 +08:00
|
|
|
static struct nvkm_oclass
|
|
|
|
g98_sec_sclass[] = {
|
|
|
|
{ 0x88b4, &nvkm_object_ofuncs },
|
2012-07-20 06:17:34 +08:00
|
|
|
{},
|
|
|
|
};
|
2012-05-02 19:00:20 +08:00
|
|
|
|
2012-07-20 06:17:34 +08:00
|
|
|
/*******************************************************************************
|
2015-01-14 08:46:55 +08:00
|
|
|
* PSEC context
|
2012-07-20 06:17:34 +08:00
|
|
|
******************************************************************************/
|
2012-05-02 19:00:20 +08:00
|
|
|
|
2015-01-14 13:31:24 +08:00
|
|
|
static struct nvkm_oclass
|
|
|
|
g98_sec_cclass = {
|
2015-01-14 08:46:55 +08:00
|
|
|
.handle = NV_ENGCTX(SEC, 0x98),
|
2015-01-14 13:31:24 +08:00
|
|
|
.ofuncs = &(struct nvkm_ofuncs) {
|
|
|
|
.ctor = _nvkm_falcon_context_ctor,
|
|
|
|
.dtor = _nvkm_falcon_context_dtor,
|
|
|
|
.init = _nvkm_falcon_context_init,
|
|
|
|
.fini = _nvkm_falcon_context_fini,
|
|
|
|
.rd32 = _nvkm_falcon_context_rd32,
|
|
|
|
.wr32 = _nvkm_falcon_context_wr32,
|
2012-07-20 06:17:34 +08:00
|
|
|
},
|
|
|
|
};
|
2012-05-02 19:00:20 +08:00
|
|
|
|
2012-07-20 06:17:34 +08:00
|
|
|
/*******************************************************************************
|
2015-01-14 08:46:55 +08:00
|
|
|
* PSEC engine/subdev functions
|
2012-07-20 06:17:34 +08:00
|
|
|
******************************************************************************/
|
2011-08-11 12:58:06 +08:00
|
|
|
|
2015-01-14 13:31:24 +08:00
|
|
|
static const struct nvkm_enum g98_sec_isr_error_name[] = {
|
2012-05-02 19:00:20 +08:00
|
|
|
{ 0x0000, "ILLEGAL_MTHD" },
|
|
|
|
{ 0x0001, "INVALID_BITFIELD" },
|
|
|
|
{ 0x0002, "INVALID_ENUM" },
|
|
|
|
{ 0x0003, "QUERY" },
|
|
|
|
{}
|
|
|
|
};
|
|
|
|
|
|
|
|
static void
|
2015-01-14 13:31:24 +08:00
|
|
|
g98_sec_intr(struct nvkm_subdev *subdev)
|
2012-05-02 19:00:20 +08:00
|
|
|
{
|
2015-08-20 12:54:10 +08:00
|
|
|
struct nvkm_falcon *sec = (void *)subdev;
|
|
|
|
struct nvkm_device *device = sec->engine.subdev.device;
|
|
|
|
struct nvkm_fifo *fifo = device->fifo;
|
2015-01-14 13:31:24 +08:00
|
|
|
struct nvkm_engine *engine = nv_engine(subdev);
|
|
|
|
struct nvkm_object *engctx;
|
2015-08-20 12:54:10 +08:00
|
|
|
u32 disp = nvkm_rd32(device, 0x08701c);
|
|
|
|
u32 stat = nvkm_rd32(device, 0x087008) & disp & ~(disp >> 16);
|
|
|
|
u32 inst = nvkm_rd32(device, 0x087050) & 0x3fffffff;
|
|
|
|
u32 ssta = nvkm_rd32(device, 0x087040) & 0x0000ffff;
|
|
|
|
u32 addr = nvkm_rd32(device, 0x087040) >> 16;
|
2012-05-02 19:00:20 +08:00
|
|
|
u32 mthd = (addr & 0x07ff) << 2;
|
|
|
|
u32 subc = (addr & 0x3800) >> 11;
|
2015-08-20 12:54:10 +08:00
|
|
|
u32 data = nvkm_rd32(device, 0x087044);
|
2015-08-20 12:54:13 +08:00
|
|
|
const struct nvkm_enum *en;
|
2012-08-13 14:26:07 +08:00
|
|
|
int chid;
|
|
|
|
|
2015-01-14 13:31:24 +08:00
|
|
|
engctx = nvkm_engctx_get(engine, inst);
|
2015-08-20 12:54:07 +08:00
|
|
|
chid = fifo->chid(fifo, engctx);
|
2012-05-02 19:00:20 +08:00
|
|
|
|
|
|
|
if (stat & 0x00000040) {
|
2015-08-20 12:54:13 +08:00
|
|
|
en = nvkm_enum_find(g98_sec_isr_error_name, ssta);
|
|
|
|
nvkm_error(subdev, "DISPATCH_ERROR %04x [%s] "
|
|
|
|
"ch %d [%010llx %s] subc %d "
|
|
|
|
"mthd %04x data %08x\n", ssta,
|
|
|
|
en ? en->name : "", chid, (u64)inst << 12,
|
|
|
|
nvkm_client_name(engctx), subc, mthd, data);
|
2015-08-20 12:54:10 +08:00
|
|
|
nvkm_wr32(device, 0x087004, 0x00000040);
|
2012-05-02 19:00:20 +08:00
|
|
|
stat &= ~0x00000040;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (stat) {
|
2015-08-20 12:54:13 +08:00
|
|
|
nvkm_error(subdev, "intr %08x\n", stat);
|
2015-08-20 12:54:10 +08:00
|
|
|
nvkm_wr32(device, 0x087004, stat);
|
2012-05-02 19:00:20 +08:00
|
|
|
}
|
|
|
|
|
2015-01-14 13:31:24 +08:00
|
|
|
nvkm_engctx_put(engctx);
|
2012-05-02 19:00:20 +08:00
|
|
|
}
|
|
|
|
|
2012-07-20 06:17:34 +08:00
|
|
|
static int
|
2015-01-14 13:31:24 +08:00
|
|
|
g98_sec_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
|
|
|
|
struct nvkm_oclass *oclass, void *data, u32 size,
|
|
|
|
struct nvkm_object **pobject)
|
2011-08-11 12:58:06 +08:00
|
|
|
{
|
2015-08-20 12:54:08 +08:00
|
|
|
struct nvkm_falcon *sec;
|
2012-07-20 06:17:34 +08:00
|
|
|
int ret;
|
|
|
|
|
2015-01-14 13:31:24 +08:00
|
|
|
ret = nvkm_falcon_create(parent, engine, oclass, 0x087000, true,
|
2015-08-20 12:54:08 +08:00
|
|
|
"PSEC", "sec", &sec);
|
|
|
|
*pobject = nv_object(sec);
|
2012-07-20 06:17:34 +08:00
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2015-08-20 12:54:08 +08:00
|
|
|
nv_subdev(sec)->unit = 0x00004000;
|
|
|
|
nv_subdev(sec)->intr = g98_sec_intr;
|
|
|
|
nv_engine(sec)->cclass = &g98_sec_cclass;
|
|
|
|
nv_engine(sec)->sclass = g98_sec_sclass;
|
|
|
|
nv_falcon(sec)->code.data = g98_sec_code;
|
|
|
|
nv_falcon(sec)->code.size = sizeof(g98_sec_code);
|
|
|
|
nv_falcon(sec)->data.data = g98_sec_data;
|
|
|
|
nv_falcon(sec)->data.size = sizeof(g98_sec_data);
|
2011-08-11 12:58:06 +08:00
|
|
|
return 0;
|
|
|
|
}
|
2012-07-20 06:17:34 +08:00
|
|
|
|
2015-01-14 13:31:24 +08:00
|
|
|
struct nvkm_oclass
|
|
|
|
g98_sec_oclass = {
|
2015-01-14 08:46:55 +08:00
|
|
|
.handle = NV_ENGINE(SEC, 0x98),
|
2015-01-14 13:31:24 +08:00
|
|
|
.ofuncs = &(struct nvkm_ofuncs) {
|
|
|
|
.ctor = g98_sec_ctor,
|
|
|
|
.dtor = _nvkm_falcon_dtor,
|
|
|
|
.init = _nvkm_falcon_init,
|
|
|
|
.fini = _nvkm_falcon_fini,
|
2012-07-20 06:17:34 +08:00
|
|
|
},
|
|
|
|
};
|