2011-05-16 04:53:56 +08:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) STMicroelectronics 2009
|
|
|
|
|
* Copyright (C) ST-Ericsson SA 2010
|
|
|
|
|
*
|
|
|
|
|
* License Terms: GNU General Public License v2
|
2011-05-16 06:15:05 +08:00
|
|
|
* Author: Kumar Sanghvi <kumar.sanghvi@stericsson.com>
|
2011-05-16 04:53:56 +08:00
|
|
|
*
|
2011-05-16 06:15:05 +08:00
|
|
|
* PRCMU f/w APIs
|
2011-05-16 04:53:56 +08:00
|
|
|
*/
|
2011-05-16 06:15:05 +08:00
|
|
|
#ifndef __MFD_DB8500_PRCMU_H
|
|
|
|
|
#define __MFD_DB8500_PRCMU_H
|
|
|
|
|
|
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
|
#include <linux/notifier.h>
|
2011-05-16 04:53:56 +08:00
|
|
|
|
2011-05-16 06:15:05 +08:00
|
|
|
/* This portion previously known as <mach/prcmu-fw-defs_v1.h> */
|
2011-05-16 04:53:56 +08:00
|
|
|
|
2011-05-16 06:15:05 +08:00
|
|
|
/**
|
|
|
|
|
* enum state - ON/OFF state definition
|
|
|
|
|
* @OFF: State is ON
|
|
|
|
|
* @ON: State is OFF
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
enum state {
|
|
|
|
|
OFF = 0x0,
|
|
|
|
|
ON = 0x1,
|
2011-05-16 04:53:56 +08:00
|
|
|
};
|
2011-05-16 06:15:05 +08:00
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum ret_state - general purpose On/Off/Retention states
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
enum ret_state {
|
|
|
|
|
OFFST = 0,
|
|
|
|
|
ONST = 1,
|
|
|
|
|
RETST = 2
|
2011-05-16 04:53:56 +08:00
|
|
|
};
|
|
|
|
|
|
2011-05-16 06:15:05 +08:00
|
|
|
/**
|
|
|
|
|
* enum clk_arm - ARM Cortex A9 clock schemes
|
|
|
|
|
* @A9_OFF:
|
|
|
|
|
* @A9_BOOT:
|
|
|
|
|
* @A9_OPPT1:
|
|
|
|
|
* @A9_OPPT2:
|
|
|
|
|
* @A9_EXTCLK:
|
|
|
|
|
*/
|
|
|
|
|
enum clk_arm {
|
|
|
|
|
A9_OFF,
|
|
|
|
|
A9_BOOT,
|
|
|
|
|
A9_OPPT1,
|
|
|
|
|
A9_OPPT2,
|
|
|
|
|
A9_EXTCLK
|
|
|
|
|
};
|
2011-05-16 04:53:56 +08:00
|
|
|
|
2011-05-16 06:15:05 +08:00
|
|
|
/**
|
|
|
|
|
* enum clk_gen - GEN#0/GEN#1 clock schemes
|
|
|
|
|
* @GEN_OFF:
|
|
|
|
|
* @GEN_BOOT:
|
|
|
|
|
* @GEN_OPPT1:
|
|
|
|
|
*/
|
|
|
|
|
enum clk_gen {
|
|
|
|
|
GEN_OFF,
|
|
|
|
|
GEN_BOOT,
|
|
|
|
|
GEN_OPPT1,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* some information between arm and xp70 */
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum romcode_write - Romcode message written by A9 AND read by XP70
|
|
|
|
|
* @RDY_2_DS: Value set when ApDeepSleep state can be executed by XP70
|
|
|
|
|
* @RDY_2_XP70_RST: Value set when 0x0F has been successfully polled by the
|
|
|
|
|
* romcode. The xp70 will go into self-reset
|
|
|
|
|
*/
|
|
|
|
|
enum romcode_write {
|
|
|
|
|
RDY_2_DS = 0x09,
|
|
|
|
|
RDY_2_XP70_RST = 0x10
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum romcode_read - Romcode message written by XP70 and read by A9
|
|
|
|
|
* @INIT: Init value when romcode field is not used
|
|
|
|
|
* @FS_2_DS: Value set when power state is going from ApExecute to
|
|
|
|
|
* ApDeepSleep
|
|
|
|
|
* @END_DS: Value set when ApDeepSleep power state is reached coming from
|
|
|
|
|
* ApExecute state
|
|
|
|
|
* @DS_TO_FS: Value set when power state is going from ApDeepSleep to
|
|
|
|
|
* ApExecute
|
|
|
|
|
* @END_FS: Value set when ApExecute power state is reached coming from
|
|
|
|
|
* ApDeepSleep state
|
|
|
|
|
* @SWR: Value set when power state is going to ApReset
|
|
|
|
|
* @END_SWR: Value set when the xp70 finished executing ApReset actions and
|
|
|
|
|
* waits for romcode acknowledgment to go to self-reset
|
|
|
|
|
*/
|
|
|
|
|
enum romcode_read {
|
|
|
|
|
INIT = 0x00,
|
|
|
|
|
FS_2_DS = 0x0A,
|
|
|
|
|
END_DS = 0x0B,
|
|
|
|
|
DS_TO_FS = 0x0C,
|
|
|
|
|
END_FS = 0x0D,
|
|
|
|
|
SWR = 0x0E,
|
|
|
|
|
END_SWR = 0x0F
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum ap_pwrst - current power states defined in PRCMU firmware
|
|
|
|
|
* @NO_PWRST: Current power state init
|
|
|
|
|
* @AP_BOOT: Current power state is apBoot
|
|
|
|
|
* @AP_EXECUTE: Current power state is apExecute
|
|
|
|
|
* @AP_DEEP_SLEEP: Current power state is apDeepSleep
|
|
|
|
|
* @AP_SLEEP: Current power state is apSleep
|
|
|
|
|
* @AP_IDLE: Current power state is apIdle
|
|
|
|
|
* @AP_RESET: Current power state is apReset
|
|
|
|
|
*/
|
|
|
|
|
enum ap_pwrst {
|
|
|
|
|
NO_PWRST = 0x00,
|
|
|
|
|
AP_BOOT = 0x01,
|
|
|
|
|
AP_EXECUTE = 0x02,
|
|
|
|
|
AP_DEEP_SLEEP = 0x03,
|
|
|
|
|
AP_SLEEP = 0x04,
|
|
|
|
|
AP_IDLE = 0x05,
|
|
|
|
|
AP_RESET = 0x06
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum ap_pwrst_trans - Transition states defined in PRCMU firmware
|
|
|
|
|
* @NO_TRANSITION: No power state transition
|
|
|
|
|
* @APEXECUTE_TO_APSLEEP: Power state transition from ApExecute to ApSleep
|
|
|
|
|
* @APIDLE_TO_APSLEEP: Power state transition from ApIdle to ApSleep
|
|
|
|
|
* @APBOOT_TO_APEXECUTE: Power state transition from ApBoot to ApExecute
|
|
|
|
|
* @APEXECUTE_TO_APDEEPSLEEP: Power state transition from ApExecute to
|
|
|
|
|
* ApDeepSleep
|
|
|
|
|
* @APEXECUTE_TO_APIDLE: Power state transition from ApExecute to ApIdle
|
|
|
|
|
*/
|
|
|
|
|
enum ap_pwrst_trans {
|
|
|
|
|
NO_TRANSITION = 0x00,
|
|
|
|
|
APEXECUTE_TO_APSLEEP = 0x01,
|
|
|
|
|
APIDLE_TO_APSLEEP = 0x02, /* To be removed */
|
|
|
|
|
PRCMU_AP_SLEEP = 0x01,
|
|
|
|
|
APBOOT_TO_APEXECUTE = 0x03,
|
|
|
|
|
APEXECUTE_TO_APDEEPSLEEP = 0x04, /* To be removed */
|
|
|
|
|
PRCMU_AP_DEEP_SLEEP = 0x04,
|
|
|
|
|
APEXECUTE_TO_APIDLE = 0x05, /* To be removed */
|
|
|
|
|
PRCMU_AP_IDLE = 0x05,
|
|
|
|
|
PRCMU_AP_DEEP_IDLE = 0x07,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum ddr_pwrst - DDR power states definition
|
|
|
|
|
* @DDR_PWR_STATE_UNCHANGED: SDRAM and DDR controller state is unchanged
|
|
|
|
|
* @DDR_PWR_STATE_ON:
|
|
|
|
|
* @DDR_PWR_STATE_OFFLOWLAT:
|
|
|
|
|
* @DDR_PWR_STATE_OFFHIGHLAT:
|
|
|
|
|
*/
|
|
|
|
|
enum ddr_pwrst {
|
|
|
|
|
DDR_PWR_STATE_UNCHANGED = 0x00,
|
|
|
|
|
DDR_PWR_STATE_ON = 0x01,
|
|
|
|
|
DDR_PWR_STATE_OFFLOWLAT = 0x02,
|
|
|
|
|
DDR_PWR_STATE_OFFHIGHLAT = 0x03
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum arm_opp - ARM OPP states definition
|
|
|
|
|
* @ARM_OPP_INIT:
|
|
|
|
|
* @ARM_NO_CHANGE: The ARM operating point is unchanged
|
|
|
|
|
* @ARM_100_OPP: The new ARM operating point is arm100opp
|
|
|
|
|
* @ARM_50_OPP: The new ARM operating point is arm50opp
|
|
|
|
|
* @ARM_MAX_OPP: Operating point is "max" (more than 100)
|
|
|
|
|
* @ARM_MAX_FREQ100OPP: Set max opp if available, else 100
|
|
|
|
|
* @ARM_EXTCLK: The new ARM operating point is armExtClk
|
|
|
|
|
*/
|
|
|
|
|
enum arm_opp {
|
|
|
|
|
ARM_OPP_INIT = 0x00,
|
|
|
|
|
ARM_NO_CHANGE = 0x01,
|
|
|
|
|
ARM_100_OPP = 0x02,
|
|
|
|
|
ARM_50_OPP = 0x03,
|
|
|
|
|
ARM_MAX_OPP = 0x04,
|
|
|
|
|
ARM_MAX_FREQ100OPP = 0x05,
|
|
|
|
|
ARM_EXTCLK = 0x07
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum ape_opp - APE OPP states definition
|
|
|
|
|
* @APE_OPP_INIT:
|
|
|
|
|
* @APE_NO_CHANGE: The APE operating point is unchanged
|
|
|
|
|
* @APE_100_OPP: The new APE operating point is ape100opp
|
|
|
|
|
* @APE_50_OPP: 50%
|
|
|
|
|
*/
|
|
|
|
|
enum ape_opp {
|
|
|
|
|
APE_OPP_INIT = 0x00,
|
|
|
|
|
APE_NO_CHANGE = 0x01,
|
|
|
|
|
APE_100_OPP = 0x02,
|
|
|
|
|
APE_50_OPP = 0x03
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum hw_acc_state - State definition for hardware accelerator
|
|
|
|
|
* @HW_NO_CHANGE: The hardware accelerator state must remain unchanged
|
|
|
|
|
* @HW_OFF: The hardware accelerator must be switched off
|
|
|
|
|
* @HW_OFF_RAMRET: The hardware accelerator must be switched off with its
|
|
|
|
|
* internal RAM in retention
|
|
|
|
|
* @HW_ON: The hwa hardware accelerator hwa must be switched on
|
2010-08-19 19:36:01 +08:00
|
|
|
*
|
2011-05-16 06:15:05 +08:00
|
|
|
* NOTE! Deprecated, to be removed when all users switched over to use the
|
|
|
|
|
* regulator API.
|
|
|
|
|
*/
|
|
|
|
|
enum hw_acc_state {
|
|
|
|
|
HW_NO_CHANGE = 0x00,
|
|
|
|
|
HW_OFF = 0x01,
|
|
|
|
|
HW_OFF_RAMRET = 0x02,
|
|
|
|
|
HW_ON = 0x04
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum mbox_2_arm_stat - Status messages definition for mbox_arm
|
|
|
|
|
* @BOOT_TO_EXECUTEOK: The apBoot to apExecute state transition has been
|
|
|
|
|
* completed
|
|
|
|
|
* @DEEPSLEEPOK: The apExecute to apDeepSleep state transition has been
|
|
|
|
|
* completed
|
|
|
|
|
* @SLEEPOK: The apExecute to apSleep state transition has been completed
|
|
|
|
|
* @IDLEOK: The apExecute to apIdle state transition has been completed
|
|
|
|
|
* @SOFTRESETOK: The A9 watchdog/ SoftReset state has been completed
|
|
|
|
|
* @SOFTRESETGO : The A9 watchdog/SoftReset state is on going
|
|
|
|
|
* @BOOT_TO_EXECUTE: The apBoot to apExecute state transition is on going
|
|
|
|
|
* @EXECUTE_TO_DEEPSLEEP: The apExecute to apDeepSleep state transition is on
|
|
|
|
|
* going
|
|
|
|
|
* @DEEPSLEEP_TO_EXECUTE: The apDeepSleep to apExecute state transition is on
|
|
|
|
|
* going
|
|
|
|
|
* @DEEPSLEEP_TO_EXECUTEOK: The apDeepSleep to apExecute state transition has
|
|
|
|
|
* been completed
|
|
|
|
|
* @EXECUTE_TO_SLEEP: The apExecute to apSleep state transition is on going
|
|
|
|
|
* @SLEEP_TO_EXECUTE: The apSleep to apExecute state transition is on going
|
|
|
|
|
* @SLEEP_TO_EXECUTEOK: The apSleep to apExecute state transition has been
|
|
|
|
|
* completed
|
|
|
|
|
* @EXECUTE_TO_IDLE: The apExecute to apIdle state transition is on going
|
|
|
|
|
* @IDLE_TO_EXECUTE: The apIdle to apExecute state transition is on going
|
|
|
|
|
* @IDLE_TO_EXECUTEOK: The apIdle to apExecute state transition has been
|
|
|
|
|
* completed
|
|
|
|
|
* @INIT_STATUS: Status init
|
|
|
|
|
*/
|
|
|
|
|
enum ap_pwrsttr_status {
|
|
|
|
|
BOOT_TO_EXECUTEOK = 0xFF,
|
|
|
|
|
DEEPSLEEPOK = 0xFE,
|
|
|
|
|
SLEEPOK = 0xFD,
|
|
|
|
|
IDLEOK = 0xFC,
|
|
|
|
|
SOFTRESETOK = 0xFB,
|
|
|
|
|
SOFTRESETGO = 0xFA,
|
|
|
|
|
BOOT_TO_EXECUTE = 0xF9,
|
|
|
|
|
EXECUTE_TO_DEEPSLEEP = 0xF8,
|
|
|
|
|
DEEPSLEEP_TO_EXECUTE = 0xF7,
|
|
|
|
|
DEEPSLEEP_TO_EXECUTEOK = 0xF6,
|
|
|
|
|
EXECUTE_TO_SLEEP = 0xF5,
|
|
|
|
|
SLEEP_TO_EXECUTE = 0xF4,
|
|
|
|
|
SLEEP_TO_EXECUTEOK = 0xF3,
|
|
|
|
|
EXECUTE_TO_IDLE = 0xF2,
|
|
|
|
|
IDLE_TO_EXECUTE = 0xF1,
|
|
|
|
|
IDLE_TO_EXECUTEOK = 0xF0,
|
|
|
|
|
RDYTODS_RETURNTOEXE = 0xEF,
|
|
|
|
|
NORDYTODS_RETURNTOEXE = 0xEE,
|
|
|
|
|
EXETOSLEEP_RETURNTOEXE = 0xED,
|
|
|
|
|
EXETOIDLE_RETURNTOEXE = 0xEC,
|
|
|
|
|
INIT_STATUS = 0xEB,
|
|
|
|
|
|
|
|
|
|
/*error messages */
|
|
|
|
|
INITERROR = 0x00,
|
|
|
|
|
PLLARMLOCKP_ER = 0x01,
|
|
|
|
|
PLLDDRLOCKP_ER = 0x02,
|
|
|
|
|
PLLSOCLOCKP_ER = 0x03,
|
|
|
|
|
PLLSOCK1LOCKP_ER = 0x04,
|
|
|
|
|
ARMWFI_ER = 0x05,
|
|
|
|
|
SYSCLKOK_ER = 0x06,
|
|
|
|
|
I2C_NACK_DATA_ER = 0x07,
|
|
|
|
|
BOOT_ER = 0x08,
|
|
|
|
|
I2C_STATUS_ALWAYS_1 = 0x0A,
|
|
|
|
|
I2C_NACK_REG_ADDR_ER = 0x0B,
|
|
|
|
|
I2C_NACK_DATA0123_ER = 0x1B,
|
|
|
|
|
I2C_NACK_ADDR_ER = 0x1F,
|
|
|
|
|
CURAPPWRSTISNOT_BOOT = 0x20,
|
|
|
|
|
CURAPPWRSTISNOT_EXECUTE = 0x21,
|
|
|
|
|
CURAPPWRSTISNOT_SLEEPMODE = 0x22,
|
|
|
|
|
CURAPPWRSTISNOT_CORRECTFORIT10 = 0x23,
|
|
|
|
|
FIFO4500WUISNOT_WUPEVENT = 0x24,
|
|
|
|
|
PLL32KLOCKP_ER = 0x29,
|
|
|
|
|
DDRDEEPSLEEPOK_ER = 0x2A,
|
|
|
|
|
ROMCODEREADY_ER = 0x50,
|
|
|
|
|
WUPBEFOREDS = 0x51,
|
|
|
|
|
DDRCONFIG_ER = 0x52,
|
|
|
|
|
WUPBEFORESLEEP = 0x53,
|
|
|
|
|
WUPBEFOREIDLE = 0x54
|
|
|
|
|
}; /* earlier called as mbox_2_arm_stat */
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum dvfs_stat - DVFS status messages definition
|
|
|
|
|
* @DVFS_GO: A state transition DVFS is on going
|
|
|
|
|
* @DVFS_ARM100OPPOK: The state transition DVFS has been completed for 100OPP
|
|
|
|
|
* @DVFS_ARM50OPPOK: The state transition DVFS has been completed for 50OPP
|
|
|
|
|
* @DVFS_ARMEXTCLKOK: The state transition DVFS has been completed for EXTCLK
|
|
|
|
|
* @DVFS_NOCHGTCLKOK: The state transition DVFS has been completed for
|
|
|
|
|
* NOCHGCLK
|
|
|
|
|
* @DVFS_INITSTATUS: Value init
|
|
|
|
|
*/
|
|
|
|
|
enum dvfs_stat {
|
|
|
|
|
DVFS_GO = 0xFF,
|
|
|
|
|
DVFS_ARM100OPPOK = 0xFE,
|
|
|
|
|
DVFS_ARM50OPPOK = 0xFD,
|
|
|
|
|
DVFS_ARMEXTCLKOK = 0xFC,
|
|
|
|
|
DVFS_NOCHGTCLKOK = 0xFB,
|
|
|
|
|
DVFS_INITSTATUS = 0x00
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum sva_mmdsp_stat - SVA MMDSP status messages
|
|
|
|
|
* @SVA_MMDSP_GO: SVAMMDSP interrupt has happened
|
|
|
|
|
* @SVA_MMDSP_INIT: Status init
|
|
|
|
|
*/
|
|
|
|
|
enum sva_mmdsp_stat {
|
|
|
|
|
SVA_MMDSP_GO = 0xFF,
|
|
|
|
|
SVA_MMDSP_INIT = 0x00
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum sia_mmdsp_stat - SIA MMDSP status messages
|
|
|
|
|
* @SIA_MMDSP_GO: SIAMMDSP interrupt has happened
|
|
|
|
|
* @SIA_MMDSP_INIT: Status init
|
|
|
|
|
*/
|
|
|
|
|
enum sia_mmdsp_stat {
|
|
|
|
|
SIA_MMDSP_GO = 0xFF,
|
|
|
|
|
SIA_MMDSP_INIT = 0x00
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum mbox_to_arm_err - Error messages definition
|
|
|
|
|
* @INIT_ERR: Init value
|
|
|
|
|
* @PLLARMLOCKP_ERR: PLLARM has not been correctly locked in given time
|
|
|
|
|
* @PLLDDRLOCKP_ERR: PLLDDR has not been correctly locked in the given time
|
|
|
|
|
* @PLLSOC0LOCKP_ERR: PLLSOC0 has not been correctly locked in the given time
|
|
|
|
|
* @PLLSOC1LOCKP_ERR: PLLSOC1 has not been correctly locked in the given time
|
|
|
|
|
* @ARMWFI_ERR: The ARM WFI has not been correctly executed in the given time
|
|
|
|
|
* @SYSCLKOK_ERR: The SYSCLK is not available in the given time
|
|
|
|
|
* @BOOT_ERR: Romcode has not validated the XP70 self reset in the given time
|
|
|
|
|
* @ROMCODESAVECONTEXT: The Romcode didn.t correctly save it secure context
|
|
|
|
|
* @VARMHIGHSPEEDVALTO_ERR: The ARM high speed supply value transfered
|
|
|
|
|
* through I2C has not been correctly executed in the given time
|
|
|
|
|
* @VARMHIGHSPEEDACCESS_ERR: The command value of VarmHighSpeedVal transfered
|
|
|
|
|
* through I2C has not been correctly executed in the given time
|
|
|
|
|
* @VARMLOWSPEEDVALTO_ERR:The ARM low speed supply value transfered through
|
|
|
|
|
* I2C has not been correctly executed in the given time
|
|
|
|
|
* @VARMLOWSPEEDACCESS_ERR: The command value of VarmLowSpeedVal transfered
|
|
|
|
|
* through I2C has not been correctly executed in the given time
|
|
|
|
|
* @VARMRETENTIONVALTO_ERR: The ARM retention supply value transfered through
|
|
|
|
|
* I2C has not been correctly executed in the given time
|
|
|
|
|
* @VARMRETENTIONACCESS_ERR: The command value of VarmRetentionVal transfered
|
|
|
|
|
* through I2C has not been correctly executed in the given time
|
|
|
|
|
* @VAPEHIGHSPEEDVALTO_ERR: The APE highspeed supply value transfered through
|
|
|
|
|
* I2C has not been correctly executed in the given time
|
|
|
|
|
* @VSAFEHPVALTO_ERR: The SAFE high power supply value transfered through I2C
|
|
|
|
|
* has not been correctly executed in the given time
|
|
|
|
|
* @VMODSEL1VALTO_ERR: The MODEM sel1 supply value transfered through I2C has
|
|
|
|
|
* not been correctly executed in the given time
|
|
|
|
|
* @VMODSEL2VALTO_ERR: The MODEM sel2 supply value transfered through I2C has
|
|
|
|
|
* not been correctly executed in the given time
|
|
|
|
|
* @VARMOFFACCESS_ERR: The command value of Varm ON/OFF transfered through
|
|
|
|
|
* I2C has not been correctly executed in the given time
|
|
|
|
|
* @VAPEOFFACCESS_ERR: The command value of Vape ON/OFF transfered through
|
|
|
|
|
* I2C has not been correctly executed in the given time
|
|
|
|
|
* @VARMRETACCES_ERR: The command value of Varm retention ON/OFF transfered
|
|
|
|
|
* through I2C has not been correctly executed in the given time
|
|
|
|
|
* @CURAPPWRSTISNOTBOOT:Generated when Arm want to do power state transition
|
|
|
|
|
* ApBoot to ApExecute but the power current state is not Apboot
|
|
|
|
|
* @CURAPPWRSTISNOTEXECUTE: Generated when Arm want to do power state
|
|
|
|
|
* transition from ApExecute to others power state but the
|
|
|
|
|
* power current state is not ApExecute
|
|
|
|
|
* @CURAPPWRSTISNOTSLEEPMODE: Generated when wake up events are transmitted
|
|
|
|
|
* but the power current state is not ApDeepSleep/ApSleep/ApIdle
|
|
|
|
|
* @CURAPPWRSTISNOTCORRECTDBG: Generated when wake up events are transmitted
|
|
|
|
|
* but the power current state is not correct
|
|
|
|
|
* @ARMREGU1VALTO_ERR:The ArmRegu1 value transferred through I2C has not
|
|
|
|
|
* been correctly executed in the given time
|
|
|
|
|
* @ARMREGU2VALTO_ERR: The ArmRegu2 value transferred through I2C has not
|
|
|
|
|
* been correctly executed in the given time
|
|
|
|
|
* @VAPEREGUVALTO_ERR: The VApeRegu value transfered through I2C has not
|
|
|
|
|
* been correctly executed in the given time
|
|
|
|
|
* @VSMPS3REGUVALTO_ERR: The VSmps3Regu value transfered through I2C has not
|
|
|
|
|
* been correctly executed in the given time
|
|
|
|
|
* @VMODREGUVALTO_ERR: The VModemRegu value transfered through I2C has not
|
|
|
|
|
* been correctly executed in the given time
|
|
|
|
|
*/
|
|
|
|
|
enum mbox_to_arm_err {
|
|
|
|
|
INIT_ERR = 0x00,
|
|
|
|
|
PLLARMLOCKP_ERR = 0x01,
|
|
|
|
|
PLLDDRLOCKP_ERR = 0x02,
|
|
|
|
|
PLLSOC0LOCKP_ERR = 0x03,
|
|
|
|
|
PLLSOC1LOCKP_ERR = 0x04,
|
|
|
|
|
ARMWFI_ERR = 0x05,
|
|
|
|
|
SYSCLKOK_ERR = 0x06,
|
|
|
|
|
BOOT_ERR = 0x07,
|
|
|
|
|
ROMCODESAVECONTEXT = 0x08,
|
|
|
|
|
VARMHIGHSPEEDVALTO_ERR = 0x10,
|
|
|
|
|
VARMHIGHSPEEDACCESS_ERR = 0x11,
|
|
|
|
|
VARMLOWSPEEDVALTO_ERR = 0x12,
|
|
|
|
|
VARMLOWSPEEDACCESS_ERR = 0x13,
|
|
|
|
|
VARMRETENTIONVALTO_ERR = 0x14,
|
|
|
|
|
VARMRETENTIONACCESS_ERR = 0x15,
|
|
|
|
|
VAPEHIGHSPEEDVALTO_ERR = 0x16,
|
|
|
|
|
VSAFEHPVALTO_ERR = 0x17,
|
|
|
|
|
VMODSEL1VALTO_ERR = 0x18,
|
|
|
|
|
VMODSEL2VALTO_ERR = 0x19,
|
|
|
|
|
VARMOFFACCESS_ERR = 0x1A,
|
|
|
|
|
VAPEOFFACCESS_ERR = 0x1B,
|
|
|
|
|
VARMRETACCES_ERR = 0x1C,
|
|
|
|
|
CURAPPWRSTISNOTBOOT = 0x20,
|
|
|
|
|
CURAPPWRSTISNOTEXECUTE = 0x21,
|
|
|
|
|
CURAPPWRSTISNOTSLEEPMODE = 0x22,
|
|
|
|
|
CURAPPWRSTISNOTCORRECTDBG = 0x23,
|
|
|
|
|
ARMREGU1VALTO_ERR = 0x24,
|
|
|
|
|
ARMREGU2VALTO_ERR = 0x25,
|
|
|
|
|
VAPEREGUVALTO_ERR = 0x26,
|
|
|
|
|
VSMPS3REGUVALTO_ERR = 0x27,
|
|
|
|
|
VMODREGUVALTO_ERR = 0x28
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
enum hw_acc {
|
|
|
|
|
SVAMMDSP = 0,
|
|
|
|
|
SVAPIPE = 1,
|
|
|
|
|
SIAMMDSP = 2,
|
|
|
|
|
SIAPIPE = 3,
|
|
|
|
|
SGA = 4,
|
|
|
|
|
B2R2MCDE = 5,
|
|
|
|
|
ESRAM12 = 6,
|
|
|
|
|
ESRAM34 = 7,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
enum cs_pwrmgt {
|
|
|
|
|
PWRDNCS0 = 0,
|
|
|
|
|
WKUPCS0 = 1,
|
|
|
|
|
PWRDNCS1 = 2,
|
|
|
|
|
WKUPCS1 = 3
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* Defs related to autonomous power management */
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum sia_sva_pwr_policy - Power policy
|
|
|
|
|
* @NO_CHGT: No change
|
|
|
|
|
* @DSPOFF_HWPOFF:
|
|
|
|
|
* @DSPOFFRAMRET_HWPOFF:
|
|
|
|
|
* @DSPCLKOFF_HWPOFF:
|
|
|
|
|
* @DSPCLKOFF_HWPCLKOFF:
|
2010-12-08 22:13:28 +08:00
|
|
|
*
|
2011-05-16 06:15:05 +08:00
|
|
|
*/
|
|
|
|
|
enum sia_sva_pwr_policy {
|
|
|
|
|
NO_CHGT = 0x0,
|
|
|
|
|
DSPOFF_HWPOFF = 0x1,
|
|
|
|
|
DSPOFFRAMRET_HWPOFF = 0x2,
|
|
|
|
|
DSPCLKOFF_HWPOFF = 0x3,
|
|
|
|
|
DSPCLKOFF_HWPCLKOFF = 0x4,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum auto_enable - Auto Power enable
|
|
|
|
|
* @AUTO_OFF:
|
|
|
|
|
* @AUTO_ON:
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
enum auto_enable {
|
|
|
|
|
AUTO_OFF = 0x0,
|
|
|
|
|
AUTO_ON = 0x1,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* End of file previously known as prcmu-fw-defs_v1.h */
|
|
|
|
|
|
|
|
|
|
/* PRCMU Wakeup defines */
|
|
|
|
|
enum prcmu_wakeup_index {
|
|
|
|
|
PRCMU_WAKEUP_INDEX_RTC,
|
|
|
|
|
PRCMU_WAKEUP_INDEX_RTT0,
|
|
|
|
|
PRCMU_WAKEUP_INDEX_RTT1,
|
|
|
|
|
PRCMU_WAKEUP_INDEX_HSI0,
|
|
|
|
|
PRCMU_WAKEUP_INDEX_HSI1,
|
|
|
|
|
PRCMU_WAKEUP_INDEX_USB,
|
|
|
|
|
PRCMU_WAKEUP_INDEX_ABB,
|
|
|
|
|
PRCMU_WAKEUP_INDEX_ABB_FIFO,
|
|
|
|
|
PRCMU_WAKEUP_INDEX_ARM,
|
|
|
|
|
NUM_PRCMU_WAKEUP_INDICES
|
|
|
|
|
};
|
|
|
|
|
#define PRCMU_WAKEUP(_name) (BIT(PRCMU_WAKEUP_INDEX_##_name))
|
|
|
|
|
|
|
|
|
|
/* PRCMU QoS APE OPP class */
|
|
|
|
|
#define PRCMU_QOS_APE_OPP 1
|
|
|
|
|
#define PRCMU_QOS_DDR_OPP 2
|
|
|
|
|
#define PRCMU_QOS_DEFAULT_VALUE -1
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum hw_acc_dev - enum for hw accelerators
|
|
|
|
|
* @HW_ACC_SVAMMDSP: for SVAMMDSP
|
|
|
|
|
* @HW_ACC_SVAPIPE: for SVAPIPE
|
|
|
|
|
* @HW_ACC_SIAMMDSP: for SIAMMDSP
|
|
|
|
|
* @HW_ACC_SIAPIPE: for SIAPIPE
|
|
|
|
|
* @HW_ACC_SGA: for SGA
|
|
|
|
|
* @HW_ACC_B2R2: for B2R2
|
|
|
|
|
* @HW_ACC_MCDE: for MCDE
|
|
|
|
|
* @HW_ACC_ESRAM1: for ESRAM1
|
|
|
|
|
* @HW_ACC_ESRAM2: for ESRAM2
|
|
|
|
|
* @HW_ACC_ESRAM3: for ESRAM3
|
|
|
|
|
* @HW_ACC_ESRAM4: for ESRAM4
|
|
|
|
|
* @NUM_HW_ACC: number of hardware accelerators
|
|
|
|
|
*
|
|
|
|
|
* Different hw accelerators which can be turned ON/
|
|
|
|
|
* OFF or put into retention (MMDSPs and ESRAMs).
|
|
|
|
|
* Used with EPOD API.
|
2010-08-19 19:36:01 +08:00
|
|
|
*
|
2011-05-16 06:15:05 +08:00
|
|
|
* NOTE! Deprecated, to be removed when all users switched over to use the
|
|
|
|
|
* regulator API.
|
|
|
|
|
*/
|
|
|
|
|
enum hw_acc_dev {
|
|
|
|
|
HW_ACC_SVAMMDSP,
|
|
|
|
|
HW_ACC_SVAPIPE,
|
|
|
|
|
HW_ACC_SIAMMDSP,
|
|
|
|
|
HW_ACC_SIAPIPE,
|
|
|
|
|
HW_ACC_SGA,
|
|
|
|
|
HW_ACC_B2R2,
|
|
|
|
|
HW_ACC_MCDE,
|
|
|
|
|
HW_ACC_ESRAM1,
|
|
|
|
|
HW_ACC_ESRAM2,
|
|
|
|
|
HW_ACC_ESRAM3,
|
|
|
|
|
HW_ACC_ESRAM4,
|
|
|
|
|
NUM_HW_ACC
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Ids for all EPODs (power domains)
|
|
|
|
|
* - EPOD_ID_SVAMMDSP: power domain for SVA MMDSP
|
|
|
|
|
* - EPOD_ID_SVAPIPE: power domain for SVA pipe
|
|
|
|
|
* - EPOD_ID_SIAMMDSP: power domain for SIA MMDSP
|
|
|
|
|
* - EPOD_ID_SIAPIPE: power domain for SIA pipe
|
|
|
|
|
* - EPOD_ID_SGA: power domain for SGA
|
|
|
|
|
* - EPOD_ID_B2R2_MCDE: power domain for B2R2 and MCDE
|
|
|
|
|
* - EPOD_ID_ESRAM12: power domain for ESRAM 1 and 2
|
|
|
|
|
* - EPOD_ID_ESRAM34: power domain for ESRAM 3 and 4
|
|
|
|
|
* - NUM_EPOD_ID: number of power domains
|
|
|
|
|
*/
|
|
|
|
|
#define EPOD_ID_SVAMMDSP 0
|
|
|
|
|
#define EPOD_ID_SVAPIPE 1
|
|
|
|
|
#define EPOD_ID_SIAMMDSP 2
|
|
|
|
|
#define EPOD_ID_SIAPIPE 3
|
|
|
|
|
#define EPOD_ID_SGA 4
|
|
|
|
|
#define EPOD_ID_B2R2_MCDE 5
|
|
|
|
|
#define EPOD_ID_ESRAM12 6
|
|
|
|
|
#define EPOD_ID_ESRAM34 7
|
|
|
|
|
#define NUM_EPOD_ID 8
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* state definition for EPOD (power domain)
|
|
|
|
|
* - EPOD_STATE_NO_CHANGE: The EPOD should remain unchanged
|
|
|
|
|
* - EPOD_STATE_OFF: The EPOD is switched off
|
|
|
|
|
* - EPOD_STATE_RAMRET: The EPOD is switched off with its internal RAM in
|
|
|
|
|
* retention
|
|
|
|
|
* - EPOD_STATE_ON_CLK_OFF: The EPOD is switched on, clock is still off
|
|
|
|
|
* - EPOD_STATE_ON: Same as above, but with clock enabled
|
2010-08-19 19:36:01 +08:00
|
|
|
*/
|
2011-05-16 06:15:05 +08:00
|
|
|
#define EPOD_STATE_NO_CHANGE 0x00
|
|
|
|
|
#define EPOD_STATE_OFF 0x01
|
|
|
|
|
#define EPOD_STATE_RAMRET 0x02
|
|
|
|
|
#define EPOD_STATE_ON_CLK_OFF 0x03
|
|
|
|
|
#define EPOD_STATE_ON 0x04
|
2010-08-19 19:36:01 +08:00
|
|
|
|
2011-05-16 06:15:05 +08:00
|
|
|
/*
|
|
|
|
|
* CLKOUT sources
|
|
|
|
|
*/
|
|
|
|
|
#define PRCMU_CLKSRC_CLK38M 0x00
|
|
|
|
|
#define PRCMU_CLKSRC_ACLK 0x01
|
|
|
|
|
#define PRCMU_CLKSRC_SYSCLK 0x02
|
|
|
|
|
#define PRCMU_CLKSRC_LCDCLK 0x03
|
|
|
|
|
#define PRCMU_CLKSRC_SDMMCCLK 0x04
|
|
|
|
|
#define PRCMU_CLKSRC_TVCLK 0x05
|
|
|
|
|
#define PRCMU_CLKSRC_TIMCLK 0x06
|
|
|
|
|
#define PRCMU_CLKSRC_CLK009 0x07
|
|
|
|
|
/* These are only valid for CLKOUT1: */
|
|
|
|
|
#define PRCMU_CLKSRC_SIAMMDSPCLK 0x40
|
|
|
|
|
#define PRCMU_CLKSRC_I2CCLK 0x41
|
|
|
|
|
#define PRCMU_CLKSRC_MSP02CLK 0x42
|
|
|
|
|
#define PRCMU_CLKSRC_ARMPLL_OBSCLK 0x43
|
|
|
|
|
#define PRCMU_CLKSRC_HSIRXCLK 0x44
|
|
|
|
|
#define PRCMU_CLKSRC_HSITXCLK 0x45
|
|
|
|
|
#define PRCMU_CLKSRC_ARMCLKFIX 0x46
|
|
|
|
|
#define PRCMU_CLKSRC_HDMICLK 0x47
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Definitions for autonomous power management configuration.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define PRCMU_AUTO_PM_OFF 0
|
|
|
|
|
#define PRCMU_AUTO_PM_ON 1
|
|
|
|
|
|
|
|
|
|
#define PRCMU_AUTO_PM_POWER_ON_HSEM BIT(0)
|
|
|
|
|
#define PRCMU_AUTO_PM_POWER_ON_ABB_FIFO_IT BIT(1)
|
|
|
|
|
|
|
|
|
|
enum prcmu_auto_pm_policy {
|
|
|
|
|
PRCMU_AUTO_PM_POLICY_NO_CHANGE,
|
|
|
|
|
PRCMU_AUTO_PM_POLICY_DSP_OFF_HWP_OFF,
|
|
|
|
|
PRCMU_AUTO_PM_POLICY_DSP_OFF_RAMRET_HWP_OFF,
|
|
|
|
|
PRCMU_AUTO_PM_POLICY_DSP_CLK_OFF_HWP_OFF,
|
|
|
|
|
PRCMU_AUTO_PM_POLICY_DSP_CLK_OFF_HWP_CLK_OFF,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* struct prcmu_auto_pm_config - Autonomous power management configuration.
|
|
|
|
|
* @sia_auto_pm_enable: SIA autonomous pm enable. (PRCMU_AUTO_PM_{OFF,ON})
|
|
|
|
|
* @sia_power_on: SIA power ON enable. (PRCMU_AUTO_PM_POWER_ON_* bitmask)
|
|
|
|
|
* @sia_policy: SIA power policy. (enum prcmu_auto_pm_policy)
|
|
|
|
|
* @sva_auto_pm_enable: SVA autonomous pm enable. (PRCMU_AUTO_PM_{OFF,ON})
|
|
|
|
|
* @sva_power_on: SVA power ON enable. (PRCMU_AUTO_PM_POWER_ON_* bitmask)
|
|
|
|
|
* @sva_policy: SVA power policy. (enum prcmu_auto_pm_policy)
|
|
|
|
|
*/
|
|
|
|
|
struct prcmu_auto_pm_config {
|
|
|
|
|
u8 sia_auto_pm_enable;
|
|
|
|
|
u8 sia_power_on;
|
|
|
|
|
u8 sia_policy;
|
|
|
|
|
u8 sva_auto_pm_enable;
|
|
|
|
|
u8 sva_power_on;
|
|
|
|
|
u8 sva_policy;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* enum ddr_opp - DDR OPP states definition
|
|
|
|
|
* @DDR_100_OPP: The new DDR operating point is ddr100opp
|
|
|
|
|
* @DDR_50_OPP: The new DDR operating point is ddr50opp
|
|
|
|
|
* @DDR_25_OPP: The new DDR operating point is ddr25opp
|
|
|
|
|
*/
|
|
|
|
|
enum ddr_opp {
|
|
|
|
|
DDR_100_OPP = 0x00,
|
|
|
|
|
DDR_50_OPP = 0x01,
|
|
|
|
|
DDR_25_OPP = 0x02,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Clock identifiers.
|
|
|
|
|
*/
|
|
|
|
|
enum prcmu_clock {
|
|
|
|
|
PRCMU_SGACLK,
|
|
|
|
|
PRCMU_UARTCLK,
|
|
|
|
|
PRCMU_MSP02CLK,
|
|
|
|
|
PRCMU_MSP1CLK,
|
|
|
|
|
PRCMU_I2CCLK,
|
|
|
|
|
PRCMU_SDMMCCLK,
|
|
|
|
|
PRCMU_SLIMCLK,
|
|
|
|
|
PRCMU_PER1CLK,
|
|
|
|
|
PRCMU_PER2CLK,
|
|
|
|
|
PRCMU_PER3CLK,
|
|
|
|
|
PRCMU_PER5CLK,
|
|
|
|
|
PRCMU_PER6CLK,
|
|
|
|
|
PRCMU_PER7CLK,
|
|
|
|
|
PRCMU_LCDCLK,
|
|
|
|
|
PRCMU_BMLCLK,
|
|
|
|
|
PRCMU_HSITXCLK,
|
|
|
|
|
PRCMU_HSIRXCLK,
|
|
|
|
|
PRCMU_HDMICLK,
|
|
|
|
|
PRCMU_APEATCLK,
|
|
|
|
|
PRCMU_APETRACECLK,
|
|
|
|
|
PRCMU_MCDECLK,
|
|
|
|
|
PRCMU_IPI2CCLK,
|
|
|
|
|
PRCMU_DSIALTCLK,
|
|
|
|
|
PRCMU_DMACLK,
|
|
|
|
|
PRCMU_B2R2CLK,
|
|
|
|
|
PRCMU_TVCLK,
|
|
|
|
|
PRCMU_SSPCLK,
|
|
|
|
|
PRCMU_RNGCLK,
|
|
|
|
|
PRCMU_UICCCLK,
|
|
|
|
|
PRCMU_NUM_REG_CLOCKS,
|
|
|
|
|
PRCMU_SYSCLK = PRCMU_NUM_REG_CLOCKS,
|
|
|
|
|
PRCMU_TIMCLK,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Definitions for controlling ESRAM0 in deep sleep.
|
|
|
|
|
*/
|
|
|
|
|
#define ESRAM0_DEEP_SLEEP_STATE_OFF 1
|
|
|
|
|
#define ESRAM0_DEEP_SLEEP_STATE_RET 2
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_MFD_DB8500_PRCMU
|
2010-12-02 23:20:42 +08:00
|
|
|
void __init prcmu_early_init(void);
|
2011-05-16 06:15:05 +08:00
|
|
|
int prcmu_set_display_clocks(void);
|
|
|
|
|
int prcmu_disable_dsipll(void);
|
|
|
|
|
int prcmu_enable_dsipll(void);
|
|
|
|
|
#else
|
|
|
|
|
static inline void __init prcmu_early_init(void) {}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_MFD_DB8500_PRCMU
|
|
|
|
|
|
|
|
|
|
int prcmu_set_rc_a2p(enum romcode_write);
|
|
|
|
|
enum romcode_read prcmu_get_rc_p2a(void);
|
|
|
|
|
enum ap_pwrst prcmu_get_xp70_current_state(void);
|
|
|
|
|
int prcmu_set_power_state(u8 state, bool keep_ulp_clk, bool keep_ap_pll);
|
|
|
|
|
|
|
|
|
|
void prcmu_enable_wakeups(u32 wakeups);
|
|
|
|
|
static inline void prcmu_disable_wakeups(void)
|
|
|
|
|
{
|
|
|
|
|
prcmu_enable_wakeups(0);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void prcmu_config_abb_event_readout(u32 abb_events);
|
|
|
|
|
void prcmu_get_abb_event_buffer(void __iomem **buf);
|
|
|
|
|
int prcmu_set_arm_opp(u8 opp);
|
|
|
|
|
int prcmu_get_arm_opp(void);
|
|
|
|
|
bool prcmu_has_arm_maxopp(void);
|
|
|
|
|
bool prcmu_is_u8400(void);
|
|
|
|
|
int prcmu_set_ape_opp(u8 opp);
|
|
|
|
|
int prcmu_get_ape_opp(void);
|
|
|
|
|
int prcmu_request_ape_opp_100_voltage(bool enable);
|
|
|
|
|
int prcmu_release_usb_wakeup_state(void);
|
|
|
|
|
int prcmu_set_ddr_opp(u8 opp);
|
|
|
|
|
int prcmu_get_ddr_opp(void);
|
|
|
|
|
unsigned long prcmu_qos_get_cpufreq_opp_delay(void);
|
|
|
|
|
void prcmu_qos_set_cpufreq_opp_delay(unsigned long);
|
|
|
|
|
/* NOTE! Use regulator framework instead */
|
|
|
|
|
int prcmu_set_hwacc(u16 hw_acc_dev, u8 state);
|
|
|
|
|
int prcmu_set_epod(u16 epod_id, u8 epod_state);
|
|
|
|
|
void prcmu_configure_auto_pm(struct prcmu_auto_pm_config *sleep,
|
|
|
|
|
struct prcmu_auto_pm_config *idle);
|
|
|
|
|
bool prcmu_is_auto_pm_enabled(void);
|
|
|
|
|
|
|
|
|
|
int prcmu_config_clkout(u8 clkout, u8 source, u8 div);
|
|
|
|
|
int prcmu_request_clock(u8 clock, bool enable);
|
|
|
|
|
int prcmu_set_clock_divider(u8 clock, u8 divider);
|
|
|
|
|
int prcmu_config_esram0_deep_sleep(u8 state);
|
|
|
|
|
int prcmu_config_hotdog(u8 threshold);
|
|
|
|
|
int prcmu_config_hotmon(u8 low, u8 high);
|
|
|
|
|
int prcmu_start_temp_sense(u16 cycles32k);
|
|
|
|
|
int prcmu_stop_temp_sense(void);
|
2010-08-19 19:36:01 +08:00
|
|
|
int prcmu_abb_read(u8 slave, u8 reg, u8 *value, u8 size);
|
|
|
|
|
int prcmu_abb_write(u8 slave, u8 reg, u8 *value, u8 size);
|
|
|
|
|
|
2011-05-16 06:15:05 +08:00
|
|
|
void prcmu_ac_wake_req(void);
|
|
|
|
|
void prcmu_ac_sleep_req(void);
|
|
|
|
|
void prcmu_system_reset(u16 reset_code);
|
|
|
|
|
void prcmu_modem_reset(void);
|
|
|
|
|
bool prcmu_is_ac_wake_requested(void);
|
|
|
|
|
void prcmu_enable_spi2(void);
|
|
|
|
|
void prcmu_disable_spi2(void);
|
|
|
|
|
|
|
|
|
|
#else /* !CONFIG_MFD_DB8500_PRCMU */
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_set_rc_a2p(enum romcode_write code)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline enum romcode_read prcmu_get_rc_p2a(void)
|
|
|
|
|
{
|
|
|
|
|
return INIT;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline enum ap_pwrst prcmu_get_xp70_current_state(void)
|
|
|
|
|
{
|
|
|
|
|
return AP_EXECUTE;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_set_power_state(u8 state, bool keep_ulp_clk,
|
|
|
|
|
bool keep_ap_pll)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void prcmu_enable_wakeups(u32 wakeups) {}
|
|
|
|
|
|
|
|
|
|
static inline void prcmu_disable_wakeups(void) {}
|
|
|
|
|
|
|
|
|
|
static inline void prcmu_config_abb_event_readout(u32 abb_events) {}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_set_arm_opp(u8 opp)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_get_arm_opp(void)
|
|
|
|
|
{
|
|
|
|
|
return ARM_100_OPP;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static bool prcmu_has_arm_maxopp(void)
|
|
|
|
|
{
|
|
|
|
|
return false;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static bool prcmu_is_u8400(void)
|
|
|
|
|
{
|
|
|
|
|
return false;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_set_ape_opp(u8 opp)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_get_ape_opp(void)
|
|
|
|
|
{
|
|
|
|
|
return APE_100_OPP;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_request_ape_opp_100_voltage(bool enable)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_release_usb_wakeup_state(void)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_set_ddr_opp(u8 opp)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_get_ddr_opp(void)
|
|
|
|
|
{
|
|
|
|
|
return DDR_100_OPP;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline unsigned long prcmu_qos_get_cpufreq_opp_delay(void)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void prcmu_qos_set_cpufreq_opp_delay(unsigned long n) {}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_set_hwacc(u16 hw_acc_dev, u8 state)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void prcmu_configure_auto_pm(struct prcmu_auto_pm_config *sleep,
|
|
|
|
|
struct prcmu_auto_pm_config *idle)
|
|
|
|
|
{
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline bool prcmu_is_auto_pm_enabled(void)
|
|
|
|
|
{
|
|
|
|
|
return false;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_config_clkout(u8 clkout, u8 source, u8 div)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_request_clock(u8 clock, bool enable)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_set_clock_divider(u8 clock, u8 divider)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
int prcmu_config_esram0_deep_sleep(u8 state)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_config_hotdog(u8 threshold)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_config_hotmon(u8 low, u8 high)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_start_temp_sense(u16 cycles32k)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_stop_temp_sense(void)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_abb_read(u8 slave, u8 reg, u8 *value, u8 size)
|
|
|
|
|
{
|
|
|
|
|
return -ENOSYS;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_abb_write(u8 slave, u8 reg, u8 *value, u8 size)
|
|
|
|
|
{
|
|
|
|
|
return -ENOSYS;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void prcmu_ac_wake_req(void) {}
|
|
|
|
|
|
|
|
|
|
static inline void prcmu_ac_sleep_req(void) {}
|
|
|
|
|
|
|
|
|
|
static inline void prcmu_system_reset(u16 reset_code) {}
|
|
|
|
|
|
|
|
|
|
static inline void prcmu_modem_reset(void) {}
|
|
|
|
|
|
|
|
|
|
static inline bool prcmu_is_ac_wake_requested(void)
|
|
|
|
|
{
|
|
|
|
|
return false;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#ifndef CONFIG_UX500_SOC_DB5500
|
|
|
|
|
static inline int prcmu_set_display_clocks(void)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_disable_dsipll(void)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_enable_dsipll(void)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_enable_spi2(void)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_disable_spi2(void)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#endif /* !CONFIG_MFD_DB8500_PRCMU */
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_UX500_PRCMU_QOS_POWER
|
|
|
|
|
int prcmu_qos_requirement(int pm_qos_class);
|
|
|
|
|
int prcmu_qos_add_requirement(int pm_qos_class, char *name, s32 value);
|
|
|
|
|
int prcmu_qos_update_requirement(int pm_qos_class, char *name, s32 new_value);
|
|
|
|
|
void prcmu_qos_remove_requirement(int pm_qos_class, char *name);
|
|
|
|
|
int prcmu_qos_add_notifier(int prcmu_qos_class,
|
|
|
|
|
struct notifier_block *notifier);
|
|
|
|
|
int prcmu_qos_remove_notifier(int prcmu_qos_class,
|
|
|
|
|
struct notifier_block *notifier);
|
|
|
|
|
#else
|
|
|
|
|
static inline int prcmu_qos_requirement(int prcmu_qos_class)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_qos_add_requirement(int prcmu_qos_class,
|
|
|
|
|
char *name, s32 value)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_qos_update_requirement(int prcmu_qos_class,
|
|
|
|
|
char *name, s32 new_value)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void prcmu_qos_remove_requirement(int prcmu_qos_class, char *name)
|
|
|
|
|
{
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline int prcmu_qos_add_notifier(int prcmu_qos_class,
|
|
|
|
|
struct notifier_block *notifier)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
static inline int prcmu_qos_remove_notifier(int prcmu_qos_class,
|
|
|
|
|
struct notifier_block *notifier)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#endif /* __MFD_DB8500_PRCMU_H */
|
