2009-11-24 03:40:01 +08:00
|
|
|
# au1000-style gpio and interrupt controllers
|
|
|
|
|
config ALCHEMY_GPIOINT_AU1000
|
MIPS: Alchemy: Rewrite GPIO support.
The current in-kernel Alchemy GPIO support is far too inflexible for
all my use cases. To address this, the following changes are made:
* create generic functions which deal with manipulating the on-chip
GPIO1/2 blocks. Such functions are universally useful.
* Macros for GPIO2 shared interrupt management and block control.
* support for both built-in CONFIG_GPIOLIB and fast, inlined GPIO macros.
If CONFIG_GPIOLIB is not enabled, provide linux gpio framework
compatibility by directly inlining the GPIO1/2 functions. GPIO access
is limited to on-chip ones and they can be accessed as documented in
the datasheets (GPIO0-31 and 200-215).
If CONFIG_GPIOLIB is selected, two (2) gpio_chip-s, one for GPIO1 and
one for GPIO2, are registered. GPIOs can still be accessed by using
the numberspace established in the databooks.
However this is not yet flexible enough for my uses: My Alchemy
systems have a documented "external" gpio interface (fixed, different
numberspace) and can support a variety of baseboards, some of which
are equipped with I2C gpio expanders. I want to be able to provide
the default 16 GPIOs of the CPU board numbered as 0..15 and also
support gpio expanders, if present, starting as gpio16.
To achieve this, a new Kconfig symbol for Alchemy is introduced,
CONFIG_ALCHEMY_GPIO_INDIRECT, which boards can enable to signal
that they don't want the Alchemy numberspace exposed to the outside
world, but instead want to provide their own. Boards are now respon-
sible for providing the linux gpio interface glue code (either in a
custom gpio.h header (in board include directory) or with gpio_chips).
To make the board-specific inlined gpio functions work, the MIPS
Makefile must be changed so that the mach-au1x00/gpio.h header is
included _after_ the board headers, by moving the inclusion of
the mach-au1x00/ to the end of the header list.
See arch/mips/include/asm/mach-au1x00/gpio.h for more info.
Signed-off-by: Manuel Lauss <manuel.lauss@gmail.com>
Acked-by: Florian Fainelli <florian@openwrt.org>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2009-06-06 20:09:55 +08:00
|
|
|
bool
|
|
|
|
|
|
2011-11-02 03:03:30 +08:00
|
|
|
# au1300-style GPIO/INT controller
|
|
|
|
|
config ALCHEMY_GPIOINT_AU1300
|
|
|
|
|
bool
|
|
|
|
|
|
MIPS: Alchemy: Rewrite GPIO support.
The current in-kernel Alchemy GPIO support is far too inflexible for
all my use cases. To address this, the following changes are made:
* create generic functions which deal with manipulating the on-chip
GPIO1/2 blocks. Such functions are universally useful.
* Macros for GPIO2 shared interrupt management and block control.
* support for both built-in CONFIG_GPIOLIB and fast, inlined GPIO macros.
If CONFIG_GPIOLIB is not enabled, provide linux gpio framework
compatibility by directly inlining the GPIO1/2 functions. GPIO access
is limited to on-chip ones and they can be accessed as documented in
the datasheets (GPIO0-31 and 200-215).
If CONFIG_GPIOLIB is selected, two (2) gpio_chip-s, one for GPIO1 and
one for GPIO2, are registered. GPIOs can still be accessed by using
the numberspace established in the databooks.
However this is not yet flexible enough for my uses: My Alchemy
systems have a documented "external" gpio interface (fixed, different
numberspace) and can support a variety of baseboards, some of which
are equipped with I2C gpio expanders. I want to be able to provide
the default 16 GPIOs of the CPU board numbered as 0..15 and also
support gpio expanders, if present, starting as gpio16.
To achieve this, a new Kconfig symbol for Alchemy is introduced,
CONFIG_ALCHEMY_GPIO_INDIRECT, which boards can enable to signal
that they don't want the Alchemy numberspace exposed to the outside
world, but instead want to provide their own. Boards are now respon-
sible for providing the linux gpio interface glue code (either in a
custom gpio.h header (in board include directory) or with gpio_chips).
To make the board-specific inlined gpio functions work, the MIPS
Makefile must be changed so that the mach-au1x00/gpio.h header is
included _after_ the board headers, by moving the inclusion of
the mach-au1x00/ to the end of the header list.
See arch/mips/include/asm/mach-au1x00/gpio.h for more info.
Signed-off-by: Manuel Lauss <manuel.lauss@gmail.com>
Acked-by: Florian Fainelli <florian@openwrt.org>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2009-06-06 20:09:55 +08:00
|
|
|
# select this in your board config if you don't want to use the gpio
|
|
|
|
|
# namespace as documented in the manuals. In this case however you need
|
|
|
|
|
# to create the necessary gpio_* functions in your board code/headers!
|
|
|
|
|
# see arch/mips/include/asm/mach-au1x00/gpio.h for more information.
|
|
|
|
|
config ALCHEMY_GPIO_INDIRECT
|
|
|
|
|
def_bool n
|
|
|
|
|
|
2007-05-11 19:44:30 +08:00
|
|
|
choice
|
|
|
|
|
prompt "Machine type"
|
2010-07-16 03:45:04 +08:00
|
|
|
depends on MIPS_ALCHEMY
|
2014-02-20 21:59:24 +08:00
|
|
|
default MIPS_DB1XXX
|
2007-05-11 19:44:30 +08:00
|
|
|
|
|
|
|
|
config MIPS_MTX1
|
|
|
|
|
bool "4G Systems MTX-1 board"
|
|
|
|
|
select HW_HAS_PCI
|
2011-08-12 17:39:45 +08:00
|
|
|
select ALCHEMY_GPIOINT_AU1000
|
2007-05-11 19:44:30 +08:00
|
|
|
select SYS_SUPPORTS_LITTLE_ENDIAN
|
2009-10-16 00:49:27 +08:00
|
|
|
select SYS_HAS_EARLY_PRINTK
|
2007-05-11 19:44:30 +08:00
|
|
|
|
2014-02-20 21:59:24 +08:00
|
|
|
config MIPS_DB1XXX
|
|
|
|
|
bool "Alchemy DB1XXX / PB1XXX boards"
|
2012-09-13 23:44:39 +08:00
|
|
|
select ARCH_REQUIRE_GPIOLIB
|
2007-05-11 19:44:30 +08:00
|
|
|
select HW_HAS_PCI
|
|
|
|
|
select SYS_SUPPORTS_LITTLE_ENDIAN
|
2009-10-16 00:49:27 +08:00
|
|
|
select SYS_HAS_EARLY_PRINTK
|
2014-02-20 21:59:24 +08:00
|
|
|
help
|
|
|
|
|
Select this option if you have one of the following Alchemy
|
|
|
|
|
development boards: DB1000 DB1500 DB1100 DB1550 DB1200 DB1300
|
|
|
|
|
PB1500 PB1100 PB1550 PB1200
|
|
|
|
|
Board type is autodetected during boot.
|
2007-05-11 19:44:30 +08:00
|
|
|
|
|
|
|
|
config MIPS_XXS1500
|
|
|
|
|
bool "MyCable XXS1500 board"
|
2011-08-12 17:39:45 +08:00
|
|
|
select ALCHEMY_GPIOINT_AU1000
|
2007-05-11 19:44:30 +08:00
|
|
|
select SYS_SUPPORTS_LITTLE_ENDIAN
|
2009-10-16 00:49:27 +08:00
|
|
|
select SYS_HAS_EARLY_PRINTK
|
2007-05-11 19:44:30 +08:00
|
|
|
|
2010-07-15 17:21:23 +08:00
|
|
|
config MIPS_GPR
|
|
|
|
|
bool "Trapeze ITS GPR board"
|
2011-08-12 17:39:45 +08:00
|
|
|
select ALCHEMY_GPIOINT_AU1000
|
2010-07-15 17:21:23 +08:00
|
|
|
select HW_HAS_PCI
|
|
|
|
|
select SYS_SUPPORTS_LITTLE_ENDIAN
|
|
|
|
|
select SYS_HAS_EARLY_PRINTK
|
|
|
|
|
|
2007-05-11 19:44:30 +08:00
|
|
|
endchoice
|
