2010-02-05 04:21:53 +08:00
|
|
|
/*
|
2010-11-16 01:30:00 +08:00
|
|
|
* Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.
|
2010-02-05 04:21:53 +08:00
|
|
|
*
|
|
|
|
* The code contained herein is licensed under the GNU General Public
|
|
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
|
|
* Version 2 or later at the following locations:
|
|
|
|
*
|
|
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
|
|
*
|
|
|
|
* Create static mapping between physical to virtual memory.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/mm.h>
|
|
|
|
#include <linux/init.h>
|
2011-10-09 17:42:15 +08:00
|
|
|
#include <linux/clk.h>
|
2012-05-02 19:31:20 +08:00
|
|
|
#include <linux/pinctrl/machine.h>
|
2013-10-01 11:21:13 +08:00
|
|
|
#include <linux/of_address.h>
|
2010-02-05 04:21:53 +08:00
|
|
|
|
|
|
|
#include <asm/mach/map.h>
|
|
|
|
|
2012-09-13 21:01:00 +08:00
|
|
|
#include "common.h"
|
2012-09-13 15:51:15 +08:00
|
|
|
#include "devices/devices-common.h"
|
2012-09-14 14:14:45 +08:00
|
|
|
#include "hardware.h"
|
2012-09-13 13:26:00 +08:00
|
|
|
#include "iomux-v3.h"
|
2010-02-05 04:21:53 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Define the MX51 memory map.
|
|
|
|
*/
|
2010-10-25 21:38:09 +08:00
|
|
|
static struct map_desc mx51_io_desc[] __initdata = {
|
2011-09-09 17:17:49 +08:00
|
|
|
imx_map_entry(MX51, TZIC, MT_DEVICE),
|
2010-10-25 21:38:09 +08:00
|
|
|
imx_map_entry(MX51, IRAM, MT_DEVICE),
|
|
|
|
imx_map_entry(MX51, AIPS1, MT_DEVICE),
|
|
|
|
imx_map_entry(MX51, SPBA0, MT_DEVICE),
|
|
|
|
imx_map_entry(MX51, AIPS2, MT_DEVICE),
|
2010-02-05 04:21:53 +08:00
|
|
|
};
|
|
|
|
|
2010-11-16 01:30:00 +08:00
|
|
|
/*
|
|
|
|
* Define the MX53 memory map.
|
|
|
|
*/
|
|
|
|
static struct map_desc mx53_io_desc[] __initdata = {
|
2011-09-09 17:17:49 +08:00
|
|
|
imx_map_entry(MX53, TZIC, MT_DEVICE),
|
2010-11-16 01:30:00 +08:00
|
|
|
imx_map_entry(MX53, AIPS1, MT_DEVICE),
|
|
|
|
imx_map_entry(MX53, SPBA0, MT_DEVICE),
|
|
|
|
imx_map_entry(MX53, AIPS2, MT_DEVICE),
|
|
|
|
};
|
|
|
|
|
2010-02-05 04:21:53 +08:00
|
|
|
/*
|
|
|
|
* This function initializes the memory map. It is called during the
|
|
|
|
* system startup to create static physical to virtual memory mappings
|
|
|
|
* for the IO modules.
|
|
|
|
*/
|
|
|
|
void __init mx51_map_io(void)
|
2011-02-07 23:35:21 +08:00
|
|
|
{
|
|
|
|
iotable_init(mx51_io_desc, ARRAY_SIZE(mx51_io_desc));
|
|
|
|
}
|
|
|
|
|
2011-09-09 17:17:47 +08:00
|
|
|
void __init mx53_map_io(void)
|
|
|
|
{
|
|
|
|
iotable_init(mx53_io_desc, ARRAY_SIZE(mx53_io_desc));
|
|
|
|
}
|
|
|
|
|
2012-11-12 22:39:55 +08:00
|
|
|
/*
|
|
|
|
* The MIPI HSC unit has been removed from the i.MX51 Reference Manual by
|
|
|
|
* the Freescale marketing division. However this did not remove the
|
|
|
|
* hardware from the chip which still needs to be configured for proper
|
|
|
|
* IPU support.
|
|
|
|
*/
|
|
|
|
static void __init imx51_ipu_mipi_setup(void)
|
|
|
|
{
|
|
|
|
void __iomem *hsc_addr;
|
|
|
|
hsc_addr = MX51_IO_ADDRESS(MX51_MIPI_HSC_BASE_ADDR);
|
|
|
|
|
|
|
|
/* setup MIPI module to legacy mode */
|
|
|
|
__raw_writel(0xf00, hsc_addr);
|
|
|
|
|
|
|
|
/* CSI mode: reserved; DI control mode: legacy (from Freescale BSP) */
|
|
|
|
__raw_writel(__raw_readl(hsc_addr + 0x800) | 0x30ff,
|
|
|
|
hsc_addr + 0x800);
|
|
|
|
}
|
|
|
|
|
2011-02-07 23:35:21 +08:00
|
|
|
void __init imx51_init_early(void)
|
2010-02-05 04:21:53 +08:00
|
|
|
{
|
2012-11-12 22:39:55 +08:00
|
|
|
imx51_ipu_mipi_setup();
|
2010-02-05 04:21:53 +08:00
|
|
|
mxc_set_cpu_type(MXC_CPU_MX51);
|
|
|
|
mxc_iomux_v3_init(MX51_IO_ADDRESS(MX51_IOMUXC_BASE_ADDR));
|
2013-03-29 00:35:22 +08:00
|
|
|
imx_src_init();
|
2010-02-05 04:21:53 +08:00
|
|
|
}
|
|
|
|
|
2011-02-07 23:35:21 +08:00
|
|
|
void __init imx53_init_early(void)
|
2010-11-16 01:30:00 +08:00
|
|
|
{
|
|
|
|
mxc_set_cpu_type(MXC_CPU_MX53);
|
2013-03-29 00:35:22 +08:00
|
|
|
imx_src_init();
|
2010-11-16 01:30:00 +08:00
|
|
|
}
|
|
|
|
|
2010-02-05 04:21:53 +08:00
|
|
|
void __init mx51_init_irq(void)
|
|
|
|
{
|
2011-09-09 17:17:49 +08:00
|
|
|
tzic_init_irq(MX51_IO_ADDRESS(MX51_TZIC_BASE_ADDR));
|
2010-02-05 04:21:53 +08:00
|
|
|
}
|
2010-11-16 01:29:59 +08:00
|
|
|
|
|
|
|
void __init mx53_init_irq(void)
|
|
|
|
{
|
2013-10-01 11:21:13 +08:00
|
|
|
struct device_node *np;
|
|
|
|
void __iomem *base;
|
|
|
|
|
|
|
|
np = of_find_compatible_node(NULL, NULL, "fsl,imx53-tzic");
|
|
|
|
base = of_iomap(np, 0);
|
|
|
|
WARN_ON(!base);
|
|
|
|
|
|
|
|
tzic_init_irq(base);
|
2011-06-06 00:07:55 +08:00
|
|
|
}
|
|
|
|
|
2011-06-22 22:41:30 +08:00
|
|
|
static struct sdma_platform_data imx51_sdma_pdata __initdata = {
|
2011-06-22 22:41:31 +08:00
|
|
|
.fw_name = "sdma-imx51.bin",
|
2011-06-22 22:41:30 +08:00
|
|
|
};
|
|
|
|
|
2012-03-05 22:30:52 +08:00
|
|
|
static const struct resource imx51_audmux_res[] __initconst = {
|
|
|
|
DEFINE_RES_MEM(MX51_AUDMUX_BASE_ADDR, SZ_16K),
|
|
|
|
};
|
|
|
|
|
2011-06-06 00:07:55 +08:00
|
|
|
void __init imx51_soc_init(void)
|
|
|
|
{
|
2013-05-10 09:13:44 +08:00
|
|
|
mxc_arch_reset_init(MX51_IO_ADDRESS(MX51_WDOG1_BASE_ADDR));
|
2012-09-20 14:21:16 +08:00
|
|
|
mxc_device_init();
|
|
|
|
|
2012-06-23 03:04:06 +08:00
|
|
|
/* i.mx51 has the i.mx35 type gpio */
|
|
|
|
mxc_register_gpio("imx35-gpio", 0, MX51_GPIO1_BASE_ADDR, SZ_16K, MX51_INT_GPIO1_LOW, MX51_INT_GPIO1_HIGH);
|
|
|
|
mxc_register_gpio("imx35-gpio", 1, MX51_GPIO2_BASE_ADDR, SZ_16K, MX51_INT_GPIO2_LOW, MX51_INT_GPIO2_HIGH);
|
|
|
|
mxc_register_gpio("imx35-gpio", 2, MX51_GPIO3_BASE_ADDR, SZ_16K, MX51_INT_GPIO3_LOW, MX51_INT_GPIO3_HIGH);
|
|
|
|
mxc_register_gpio("imx35-gpio", 3, MX51_GPIO4_BASE_ADDR, SZ_16K, MX51_INT_GPIO4_LOW, MX51_INT_GPIO4_HIGH);
|
2011-06-22 22:41:30 +08:00
|
|
|
|
2012-05-21 01:21:09 +08:00
|
|
|
pinctrl_provide_dummies();
|
|
|
|
|
2011-07-13 21:33:17 +08:00
|
|
|
/* i.mx51 has the i.mx35 type sdma */
|
|
|
|
imx_add_imx_sdma("imx35-sdma", MX51_SDMA_BASE_ADDR, MX51_INT_SDMA, &imx51_sdma_pdata);
|
2012-03-02 18:45:58 +08:00
|
|
|
|
|
|
|
/* Setup AIPS registers */
|
|
|
|
imx_set_aips(MX51_IO_ADDRESS(MX51_AIPS1_BASE_ADDR));
|
|
|
|
imx_set_aips(MX51_IO_ADDRESS(MX51_AIPS2_BASE_ADDR));
|
ARM: SoC specific updates
These changes are all specific to an soc family or the code for
one soc. Lots of work for Tegra3 this time, but also a lot of other
platforms. There will be another (smaller) set of soc patches later in
the merge window for stuff that has dependencies on external trees or
that was sent just before the merge window opened.
The asoc tree added a few devices to the i.mx platform, which conflict
with other devices added in the same place here.
The tegra Makefile conflicts between a number of branches, mostly because
of changes regarding localtimer.c, which was removed in the end.
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.11 (GNU/Linux)
iQIVAwUAT24+62CrR//JCVInAQLQBQ/8ClDSFYKTkh3XuzryyO3xkiuuj9wp3/av
oEzro6HmSFDeWlqyQYYM9nKn6n3zFyyumG7oHt3OyRwrtV742rMOpTK+/Ntj2lFB
xUVwKQfu2gEMHvwca3VoXia/pX7knvedEf9bNjeCznkKxQCKCArK2821/2UDGhwx
L3/lD70AhpfK0DInNr6HusnZG2pzCdV1tLXUvgs08I68wL7Ps1TDPOLLyTo9dAgf
k+E1cpRNLahyiVUBfnp+n3Dg0T+/7iD6zrR7bE9i/zhv6XUcLPt2K5XqYnPuQvzK
sHIG8zROmNWzaIzgwYVpJAofi0SHq1OjvA7RtepOq/pGe5QvB9y1RISlpwzBr6Fh
4yuBkeN/Azk0xSHw5w++8L4y/oSSNhB9OWgIZGChZMW33bnHyiZW9mDFJ/PyWD0F
kRl++tTuQqDvT5Wx4DXX8RGekIiFq48+MMx3yJjuGarmVsPEvShQCf8TkBbl/KQY
/AEXMJTaVTED0R/q+NOY/r4oMFC4JtAVo1ZtTga+N5cYWQCwI9HVSgAKw84Yc1Hj
h9r7XjDhmGYFWMfWe9V5NtFNmXl6tAo66fMzSG6+9k+UEXiF1WrhnzBuks5zFU7z
z4WBRL0GmaNBdq58dJoM4lucnuhhQk2m7wz5Lt4o17enw0dAfSXQMstDMnbE7c51
65yZh8o9mxs=
=WdYR
-----END PGP SIGNATURE-----
Merge tag 'soc' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc
Pull "ARM: SoC specific updates" from Arnd Bergmann:
"These changes are all specific to an soc family or the code for one
soc. Lots of work for Tegra3 this time, but also a lot of other
platforms. There will be another (smaller) set of soc patches later
in the merge window for stuff that has dependencies on external trees
or that was sent just before the merge window opened.
The asoc tree added a few devices to the i.mx platform, which conflict
with other devices added in the same place here.
The tegra Makefile conflicts between a number of branches, mostly
because of changes regarding localtimer.c, which was removed in the
end.
Signed-off-by: Arnd Bergmann <arnd@arndb.de>"
Fix up some trivial conflicts, including the mentioned Tegra Makefile.
* tag 'soc' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (51 commits)
ARM: EXYNOS: fix cycle count for periodic mode of clock event timers
ARM: EXYNOS: add support JPEG
ARM: EXYNOS: Add DMC1, allow PPMU access for DMC
ARM: SAMSUNG: Correct MIPI-CSIS io memory resource definition
ARM: SAMSUNG: fix __init attribute on regarding s3c_set_platdata()
ARM: SAMSUNG: Add __init attribute to samsung_bl_set()
ARM: S5PV210: Add usb otg phy control
ARM: S3C64XX: Add usb otg phy control
ARM: EXYNOS: Enable l2 configuration through device tree
ARM: EXYNOS: remove useless code to save/restore L2
ARM: EXYNOS: save L2 settings during bootup
ARM: S5P: add L2 early resume code
ARM: EXYNOS: Add support AFTR mode on EXYNOS4210
ARM: mx35: Setup the AIPS registers
ARM: mx5: Use common function for configuring AIPS
ARM: mx3: Setup AIPS registers
ARM: mx3: Let mx31 and mx35 enter in LPM mode in WFI
ARM: defconfig: imx_v6_v7: build in REGULATOR_FIXED_VOLTAGE
ARM: imx: update imx_v6_v7_defconfig
ARM: tegra: Demote EMC clock inconsistency BUG to WARN
...
2012-03-28 07:14:44 +08:00
|
|
|
|
2012-03-05 22:30:52 +08:00
|
|
|
/* i.mx51 has the i.mx31 type audmux */
|
|
|
|
platform_device_register_simple("imx31-audmux", 0, imx51_audmux_res,
|
|
|
|
ARRAY_SIZE(imx51_audmux_res));
|
2011-06-06 00:07:55 +08:00
|
|
|
}
|
|
|
|
|
2012-04-26 11:42:34 +08:00
|
|
|
void __init imx51_init_late(void)
|
|
|
|
{
|
|
|
|
mx51_neon_fixup();
|
2013-07-26 11:17:36 +08:00
|
|
|
imx5_pm_init();
|
2012-04-26 11:42:34 +08:00
|
|
|
}
|
2012-05-22 06:50:27 +08:00
|
|
|
|
|
|
|
void __init imx53_init_late(void)
|
|
|
|
{
|
2013-07-26 11:17:36 +08:00
|
|
|
imx5_pm_init();
|
2012-04-26 11:42:34 +08:00
|
|
|
}
|