Paul Burton fa476f75bf mips32: detect L1 cache sizes if they're not defined ... For boards such as the MIPS Malta with an FPGA core card it is desirable to be able to detect the L1 cache sizes at runtime, since they are not dependant upon the board but on the FPGA bitstream in use. This patch performs that detection when the CONFIG_SYS_[DI]CACHE_SIZE macros are not defined by the board configuration. In cases where the sizes are detected this patch also removes the restriction that the I-cache & D-cache line sizes must be the same, as this is not necessarily true. If the cache sizes are defined by a configuration then they will be hardcoded as before, so this patch will not add overhead to such boards. Signed-off-by: Paul Burton <paul.burton@imgtec.com>		2013-11-09 17:21:01 +01:00
..
cpu	mips32: detect L1 cache sizes if they're not defined	2013-11-09 17:21:01 +01:00
include/asm	mips32: detect L1 cache sizes if they're not defined	2013-11-09 17:21:01 +01:00
lib	mips: convert makefiles to Kbuild style	2013-10-31 13:26:45 -04:00
config.mk	Add GPL-2.0+ SPDX-License-Identifier to source files	2013-07-24 09:44:38 -04:00