Jagan Teki ed77ce728a ram: rk3399: Add ddrtimingC0 ... Add DdrTimingC0 structure with associated bit fields. These would help to reconfigure sdram capabilities during lpddr4 setup related configs. Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Reviewed-by: Kever Yang <Kever.yang@rock-chips.com>		2019-07-20 23:59:44 +08:00
..
arc	CONFIG_SPL_SYS_[DI]CACHE_OFF: add	2019-05-18 08:15:35 -04:00
arm	ram: rk3399: Add ddrtimingC0	2019-07-20 23:59:44 +08:00
m68k	Convert to use fsl_esdhc_imx for i.MX platforms	2019-06-23 14:18:34 +08:00
microblaze	spl: fix linker size check off-by-one errors	2019-05-05 08:48:50 -04:00
mips	mips: mt76xx: Implement new d-cache fix in last_stage_init()	2019-07-05 17:12:27 +02:00
nds32	CONFIG_SPL_SYS_[DI]CACHE_OFF: add	2019-05-18 08:15:35 -04:00
nios2	.gitignore: move *.dtb and *.dtb.S patterns to the top-level .gitignore	2018-06-18 14:43:12 -04:00
powerpc	km: modify Kconfig file organization for KM boards	2019-07-11 10:58:03 +02:00
riscv	riscv: Add Microchip MPFS Icicle board support	2019-06-05 13:19:24 +08:00
sandbox	test: dm: add MDIO test	2019-07-15 13:32:25 -05:00
sh	sh: r0p7734: Remove the board	2019-06-14 12:42:06 +02:00
x86	x86: Add a forward struct declaration in coreboot_tables.h	2019-07-10 16:52:58 -06:00
xtensa	CONFIG_SPL_SYS_[DI]CACHE_OFF: add	2019-05-18 08:15:35 -04:00
.gitignore
Kconfig	test: dm: add MDIO test	2019-07-15 13:32:25 -05:00