mirror of
https://github.com/u-boot/u-boot.git
synced 2024-11-26 05:34:30 +08:00
306881a0bf
This converts the following to Kconfig: CONFIG_PHYLIB CONFIG_BITBANGMII CONFIG_MV88E6352_SWITCH CONFIG_MV88E61XX_SWITCH CONFIG_PHYLIB_10G CONFIG_PHY_AQUANTIA CONFIG_PHY_ATHEROS CONFIG_PHY_BROADCOM CONFIG_PHY_CORTINA CONFIG_PHY_DAVICOM CONFIG_PHY_ET1011C CONFIG_PHY_LXT CONFIG_PHY_MARVELL CONFIG_PHY_MICREL CONFIG_PHY_NATSEMI CONFIG_PHY_REALTEK CONFIG_RTL8211X_PHY_FORCE_MASTER CONFIG_PHY_SMSC CONFIG_PHY_TERANETICS CONFIG_PHY_TI CONFIG_PHY_VITESSE CONFIG_PHY_XILINX Signed-off-by: Tom Rini <trini@konsulko.com>
152 lines
3.8 KiB
Plaintext
152 lines
3.8 KiB
Plaintext
CONFIG_PPC=y
|
|
CONFIG_SYS_TEXT_BASE=0xFE000000
|
|
CONFIG_ENV_SIZE=0x2000
|
|
CONFIG_ENV_SECT_SIZE=0x10000
|
|
CONFIG_SYS_CLK_FREQ=33333333
|
|
CONFIG_MPC83xx=y
|
|
CONFIG_TARGET_MPC8308RDB=y
|
|
CONFIG_SYSTEM_PLL_VCO_DIV_2=y
|
|
CONFIG_SYSTEM_PLL_FACTOR_4_1=y
|
|
CONFIG_CORE_PLL_RATIO_3_1=y
|
|
CONFIG_BOOT_MEMORY_SPACE_LOW=y
|
|
CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
|
|
CONFIG_TSEC1_MODE_RGMII=y
|
|
CONFIG_TSEC2_MODE_RGMII=y
|
|
CONFIG_BAT0=y
|
|
CONFIG_BAT0_NAME="DDR"
|
|
CONFIG_BAT0_BASE=0x00000000
|
|
CONFIG_BAT0_LENGTH_128_MBYTES=y
|
|
CONFIG_BAT0_ACCESS_RW=y
|
|
CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
|
|
CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
|
|
CONFIG_BAT0_USER_MODE_VALID=y
|
|
CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT1=y
|
|
CONFIG_BAT1_NAME="IMMRBAR"
|
|
CONFIG_BAT1_BASE=0xE0000000
|
|
CONFIG_BAT1_LENGTH_8_MBYTES=y
|
|
CONFIG_BAT1_ACCESS_RW=y
|
|
CONFIG_BAT1_ICACHE_INHIBITED=y
|
|
CONFIG_BAT1_ICACHE_GUARDED=y
|
|
CONFIG_BAT1_DCACHE_INHIBITED=y
|
|
CONFIG_BAT1_DCACHE_GUARDED=y
|
|
CONFIG_BAT1_USER_MODE_VALID=y
|
|
CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT2=y
|
|
CONFIG_BAT2_NAME="FLASH"
|
|
CONFIG_BAT2_BASE=0xFE000000
|
|
CONFIG_BAT2_LENGTH_8_MBYTES=y
|
|
CONFIG_BAT2_ACCESS_RW=y
|
|
CONFIG_BAT2_ICACHE_MEMORYCOHERENCE=y
|
|
CONFIG_BAT2_DCACHE_INHIBITED=y
|
|
CONFIG_BAT2_DCACHE_GUARDED=y
|
|
CONFIG_BAT2_USER_MODE_VALID=y
|
|
CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT3=y
|
|
CONFIG_BAT3_NAME="STACK_IN_DCACHE"
|
|
CONFIG_BAT3_BASE=0xE6000000
|
|
CONFIG_BAT3_ACCESS_RW=y
|
|
CONFIG_BAT3_USER_MODE_VALID=y
|
|
CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_LBLAW0=y
|
|
CONFIG_LBLAW0_BASE=0xFE000000
|
|
CONFIG_LBLAW0_NAME="FLASH"
|
|
CONFIG_LBLAW0_LENGTH_8_MBYTES=y
|
|
CONFIG_LBLAW1=y
|
|
CONFIG_LBLAW1_BASE=0xE0600000
|
|
CONFIG_LBLAW1_NAME="NAND"
|
|
CONFIG_LBLAW1_LENGTH_32_KBYTES=y
|
|
CONFIG_LBLAW2=y
|
|
CONFIG_LBLAW2_BASE=0xF0000000
|
|
CONFIG_LBLAW2_NAME="VSC7385"
|
|
CONFIG_LBLAW2_LENGTH_128_KBYTES=y
|
|
CONFIG_ELBC_BR0_OR0=y
|
|
CONFIG_BR0_OR0_NAME="FLASH"
|
|
CONFIG_BR0_OR0_BASE=0xFE000000
|
|
CONFIG_BR0_PORTSIZE_16BIT=y
|
|
CONFIG_OR0_AM_8_MBYTES=y
|
|
CONFIG_OR0_XAM_SET=y
|
|
CONFIG_OR0_SCY_15=y
|
|
CONFIG_OR0_CSNT_EARLIER=y
|
|
CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
|
|
CONFIG_OR0_XACS_EXTENDED=y
|
|
CONFIG_OR0_TRLX_RELAXED=y
|
|
CONFIG_OR0_EHTR_8_CYCLE=y
|
|
CONFIG_ELBC_BR1_OR1=y
|
|
CONFIG_BR1_OR1_NAME="NAND"
|
|
CONFIG_BR1_OR1_BASE=0xE0600000
|
|
CONFIG_BR1_ERRORCHECKING_BOTH=y
|
|
CONFIG_BR1_MACHINE_FCM=y
|
|
CONFIG_OR1_SCY_1=y
|
|
CONFIG_OR1_CSCT_8_CYCLE=y
|
|
CONFIG_OR1_CST_ONE_CLOCK=y
|
|
CONFIG_OR1_CHT_TWO_CLOCK=y
|
|
CONFIG_OR1_TRLX_RELAXED=y
|
|
CONFIG_OR1_EHTR_8_CYCLE=y
|
|
CONFIG_ELBC_BR2_OR2=y
|
|
CONFIG_BR2_OR2_NAME="VSC7385_BASE"
|
|
CONFIG_BR2_OR2_BASE=0xF0000000
|
|
CONFIG_OR2_AM_128_KBYTES=y
|
|
CONFIG_OR2_SCY_15=y
|
|
CONFIG_OR2_CSNT_EARLIER=y
|
|
CONFIG_OR2_XACS_EXTENDED=y
|
|
CONFIG_OR2_SETA_EXTERNAL=y
|
|
CONFIG_OR2_TRLX_RELAXED=y
|
|
CONFIG_OR2_EHTR_8_CYCLE=y
|
|
CONFIG_HID0_FINAL_EMCP=y
|
|
CONFIG_HID0_FINAL_DPM=y
|
|
CONFIG_HID0_FINAL_ICE=y
|
|
CONFIG_HID2_HBE=y
|
|
CONFIG_SICR_ETSEC1_A_TSEC_GTX_CLK125=y
|
|
CONFIG_SICR_GPIO_A_TSEC2=y
|
|
CONFIG_SICR_GPIO_B_TSEC_GTX_CLK125=y
|
|
CONFIG_SICR_IEEE1588_A_GPIO=y
|
|
CONFIG_SICR_GTM_GPIO=y
|
|
CONFIG_SICR_GPIOSEL_IEEE1588=y
|
|
CONFIG_SICR_TMSOBI1_2_5_V=y
|
|
CONFIG_SICR_TMSOBI2_2_5_V=y
|
|
CONFIG_ACR_PIPE_DEP_4=y
|
|
CONFIG_ACR_RPTCNT_4=y
|
|
CONFIG_SPCR_TSECEP_3=y
|
|
CONFIG_LCRR_DBYP_PLL_BYPASSED=y
|
|
CONFIG_LCRR_CLKDIV_2=y
|
|
CONFIG_FIT=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
|
CONFIG_BOOTDELAY=5
|
|
CONFIG_MISC_INIT_R=y
|
|
CONFIG_HUSH_PARSER=y
|
|
# CONFIG_AUTO_COMPLETE is not set
|
|
CONFIG_CMD_IMLS=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_PCI=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_CMD_DHCP=y
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_CMD_DATE=y
|
|
CONFIG_CMD_FAT=y
|
|
CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
|
|
CONFIG_ENV_ADDR=0xFE080000
|
|
CONFIG_ENV_ADDR_REDUND=0xFE090000
|
|
CONFIG_FSL_ESDHC=y
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_SYS_FLASH_PROTECTION=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_PHY_ATHEROS=y
|
|
CONFIG_PHY_BROADCOM=y
|
|
CONFIG_PHY_DAVICOM=y
|
|
CONFIG_PHY_LXT=y
|
|
CONFIG_PHY_MARVELL=y
|
|
CONFIG_PHY_NATSEMI=y
|
|
CONFIG_PHY_REALTEK=y
|
|
CONFIG_PHY_SMSC=y
|
|
CONFIG_PHY_VITESSE=y
|
|
CONFIG_MII=y
|
|
CONFIG_TSEC_ENET=y
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_OF_LIBFDT=y
|