mirror of
https://github.com/u-boot/u-boot.git
synced 2024-11-28 23:23:30 +08:00
f0a3f3492a
As reported in [1], rename the k2* dts files to keystone-* files
this will force consistency throughout.
Script for the same (and hand modified for Makefile and config
files):
for i in arch/arm/dts/k2*
do
b=`basename $i`;
git mv $i arch/arm/dts/keystone-$b;
sed -i -e "s/$b/keystone-$b/g" arch/arm/dts/*[si]
done
This is similar to linux kernel commit 5edafc29829bc ("ARM: dts: k2*: Rename
the k2* files to keystone-k2* files")
[1] http://marc.info/?l=linux-arm-kernel&m=145637407804754&w=2
Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
184 lines
3.5 KiB
Plaintext
184 lines
3.5 KiB
Plaintext
/*
|
|
* Copyright 2013-2014 Texas Instruments, Inc.
|
|
*
|
|
* Keystone 2 Kepler/Hawking EVM device tree
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
/dts-v1/;
|
|
|
|
#include "keystone.dtsi"
|
|
#include "keystone-k2hk.dtsi"
|
|
|
|
/ {
|
|
compatible = "ti,k2hk-evm","ti,keystone";
|
|
model = "Texas Instruments Keystone 2 Kepler/Hawking EVM";
|
|
|
|
soc {
|
|
clocks {
|
|
refclksys: refclksys {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <122880000>;
|
|
clock-output-names = "refclk-sys";
|
|
};
|
|
|
|
refclkpass: refclkpass {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <122880000>;
|
|
clock-output-names = "refclk-pass";
|
|
};
|
|
|
|
refclkarm: refclkarm {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <125000000>;
|
|
clock-output-names = "refclk-arm";
|
|
};
|
|
|
|
refclkddr3a: refclkddr3a {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <100000000>;
|
|
clock-output-names = "refclk-ddr3a";
|
|
};
|
|
|
|
refclkddr3b: refclkddr3b {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <100000000>;
|
|
clock-output-names = "refclk-ddr3b";
|
|
};
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
debug1_1 {
|
|
label = "keystone:green:debug1";
|
|
gpios = <&gpio0 12 GPIO_ACTIVE_HIGH>; /* 12 */
|
|
};
|
|
|
|
debug1_2 {
|
|
label = "keystone:red:debug1";
|
|
gpios = <&gpio0 13 GPIO_ACTIVE_HIGH>; /* 13 */
|
|
};
|
|
|
|
debug2 {
|
|
label = "keystone:blue:debug2";
|
|
gpios = <&gpio0 14 GPIO_ACTIVE_HIGH>; /* 14 */
|
|
};
|
|
|
|
debug3 {
|
|
label = "keystone:blue:debug3";
|
|
gpios = <&gpio0 15 GPIO_ACTIVE_HIGH>; /* 15 */
|
|
};
|
|
};
|
|
};
|
|
|
|
&usb_phy {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb {
|
|
status = "okay";
|
|
};
|
|
|
|
&aemif {
|
|
cs0 {
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
clock-ranges;
|
|
ranges;
|
|
|
|
ti,cs-chipselect = <0>;
|
|
/* all timings in nanoseconds */
|
|
ti,cs-min-turnaround-ns = <12>;
|
|
ti,cs-read-hold-ns = <6>;
|
|
ti,cs-read-strobe-ns = <23>;
|
|
ti,cs-read-setup-ns = <9>;
|
|
ti,cs-write-hold-ns = <8>;
|
|
ti,cs-write-strobe-ns = <23>;
|
|
ti,cs-write-setup-ns = <8>;
|
|
|
|
nand@0,0 {
|
|
compatible = "ti,keystone-nand","ti,davinci-nand";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0 0 0x4000000
|
|
1 0 0x0000100>;
|
|
|
|
ti,davinci-chipselect = <0>;
|
|
ti,davinci-mask-ale = <0x2000>;
|
|
ti,davinci-mask-cle = <0x4000>;
|
|
ti,davinci-mask-chipsel = <0>;
|
|
nand-ecc-mode = "hw";
|
|
ti,davinci-ecc-bits = <4>;
|
|
nand-on-flash-bbt;
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x0 0x100000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@100000 {
|
|
label = "params";
|
|
reg = <0x100000 0x80000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@180000 {
|
|
label = "ubifs";
|
|
reg = <0x180000 0x1fe80000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&i2c0 {
|
|
dtt@50 {
|
|
compatible = "at,24c1024";
|
|
reg = <0x50>;
|
|
};
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
nor_flash: n25q128a11@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "Micron,n25q128a11", "spi-flash";
|
|
spi-max-frequency = <54000000>;
|
|
m25p,fast-read;
|
|
reg = <0>;
|
|
|
|
partition@0 {
|
|
label = "u-boot-spl";
|
|
reg = <0x0 0x80000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@1 {
|
|
label = "misc";
|
|
reg = <0x80000 0xf80000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&mdio {
|
|
status = "ok";
|
|
ethphy0: ethernet-phy@0 {
|
|
compatible = "marvell,88E1111", "ethernet-phy-ieee802.3-c22";
|
|
reg = <0>;
|
|
};
|
|
|
|
ethphy1: ethernet-phy@1 {
|
|
compatible = "marvell,88E1111", "ethernet-phy-ieee802.3-c22";
|
|
reg = <1>;
|
|
};
|
|
};
|