u-boot/arch/riscv
Sean Anderson b8bc120927 riscv: Add option to support RISC-V privileged spec 1.9
Some older processors (notably the Kendryte K210) use an older version of
the RISC-V privileged specification. The primary changes between the old
and new are in virtual memory, and in the merging of three separate counter
enable CSRs.  Using the new CSR on an old processor causes an illegal
instruction exception.  This patch adds an option to use the old CSRs
instead of the new one.

Signed-off-by: Sean Anderson <seanga2@gmail.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
2020-07-01 15:01:22 +08:00
..
cpu riscv: Add option to support RISC-V privileged spec 1.9 2020-07-01 15:01:22 +08:00
dts riscv: sifive: fu540: add SPL configuration 2020-06-04 09:44:09 +08:00
include/asm riscv: Add option to support RISC-V privileged spec 1.9 2020-07-01 15:01:22 +08:00
lib riscv: Clean up IPI initialization code 2020-07-01 15:01:22 +08:00
config.mk kconfig / kbuild: Re-sync with Linux 4.19 2020-04-10 11:18:32 -04:00
Kconfig riscv: Add option to support RISC-V privileged spec 1.9 2020-07-01 15:01:22 +08:00
Makefile riscv: add Kconfig entries for the code model 2018-12-18 09:56:26 +08:00