mirror of
https://github.com/u-boot/u-boot.git
synced 2024-12-02 09:03:27 +08:00
f6e20fc6ca
ARM memory layout fixes: the abort-stack is now set up in the correct RAM area, and the BSS is zeroed out as it should be. Furthermore, the magic variables 'armboot_end' and 'armboot_end_data' of the linker scripts are replaced by '__bss_start' and '_end', resp., which is a further step to eliminate unnecessary differences between the implementation of the CPU architectures.
146 lines
3.0 KiB
C
146 lines
3.0 KiB
C
/*
|
|
* (C) Copyright 2002
|
|
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
|
* Marius Groeger <mgroeger@sysgo.de>
|
|
*
|
|
* (C) Copyright 2002
|
|
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
|
* Alex Zuepke <azu@sysgo.de>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
/*
|
|
* CPU specific code
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <command.h>
|
|
|
|
int cpu_init (void)
|
|
{
|
|
/*
|
|
* setup up stacks if necessary
|
|
*/
|
|
#ifdef CONFIG_USE_IRQ
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
IRQ_STACK_START = _armboot_start - CFG_MALLOC_LEN - CFG_GBL_DATA_SIZE - 4;
|
|
FIQ_STACK_START = IRQ_STACK_START - CONFIG_STACKSIZE_IRQ;
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
int cleanup_before_linux (void)
|
|
{
|
|
/*
|
|
* this function is called just before we call linux
|
|
* it prepares the processor for linux
|
|
*
|
|
* just disable everything that can disturb booting linux
|
|
*/
|
|
|
|
unsigned long i;
|
|
|
|
disable_interrupts ();
|
|
|
|
/* turn off I-cache */
|
|
asm ("mrc p15, 0, %0, c1, c0, 0":"=r" (i));
|
|
i &= ~0x1000;
|
|
asm ("mcr p15, 0, %0, c1, c0, 0": :"r" (i));
|
|
|
|
/* flush I-cache */
|
|
asm ("mcr p15, 0, %0, c7, c5, 0": :"r" (i));
|
|
|
|
return (0);
|
|
}
|
|
|
|
int do_reset (cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
|
|
{
|
|
extern void reset_cpu (ulong addr);
|
|
|
|
printf ("resetting ...\n");
|
|
|
|
udelay (50000); /* wait 50 ms */
|
|
disable_interrupts ();
|
|
reset_cpu (0);
|
|
|
|
/*NOTREACHED*/
|
|
return (0);
|
|
}
|
|
|
|
/* taken from blob */
|
|
void icache_enable (void)
|
|
{
|
|
register u32 i;
|
|
|
|
/* read control register */
|
|
asm ("mrc p15, 0, %0, c1, c0, 0":"=r" (i));
|
|
|
|
/* set i-cache */
|
|
i |= 0x1000;
|
|
|
|
/* write back to control register */
|
|
asm ("mcr p15, 0, %0, c1, c0, 0": :"r" (i));
|
|
}
|
|
|
|
void icache_disable (void)
|
|
{
|
|
register u32 i;
|
|
|
|
/* read control register */
|
|
asm ("mrc p15, 0, %0, c1, c0, 0":"=r" (i));
|
|
|
|
/* clear i-cache */
|
|
i &= ~0x1000;
|
|
|
|
/* write back to control register */
|
|
asm ("mcr p15, 0, %0, c1, c0, 0": :"r" (i));
|
|
|
|
/* flush i-cache */
|
|
asm ("mcr p15, 0, %0, c7, c5, 0": :"r" (i));
|
|
}
|
|
|
|
int icache_status (void)
|
|
{
|
|
register u32 i;
|
|
|
|
/* read control register */
|
|
asm ("mrc p15, 0, %0, c1, c0, 0":"=r" (i));
|
|
|
|
/* return bit */
|
|
return (i & 0x1000);
|
|
}
|
|
|
|
/* we will never enable dcache, because we have to setup MMU first */
|
|
void dcache_enable (void)
|
|
{
|
|
return;
|
|
}
|
|
|
|
void dcache_disable (void)
|
|
{
|
|
return;
|
|
}
|
|
|
|
int dcache_status (void)
|
|
{
|
|
return 0; /* always off */
|
|
}
|