mirror of
https://github.com/u-boot/u-boot.git
synced 2024-12-03 01:23:29 +08:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
117 lines
2.7 KiB
C
117 lines
2.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright 2015 Freescale Semiconductor, Inc.
|
|
*/
|
|
|
|
#ifndef __DDR_H__
|
|
#define __DDR_H__
|
|
|
|
extern void erratum_a008850_post(void);
|
|
|
|
struct board_specific_parameters {
|
|
u32 n_ranks;
|
|
u32 datarate_mhz_high;
|
|
u32 rank_gb;
|
|
u32 clk_adjust;
|
|
u32 wrlvl_start;
|
|
u32 wrlvl_ctl_2;
|
|
u32 wrlvl_ctl_3;
|
|
u32 cpo_override;
|
|
u32 write_data_delay;
|
|
u32 force_2t;
|
|
};
|
|
|
|
/*
|
|
* These tables contain all valid speeds we want to override with board
|
|
* specific parameters. datarate_mhz_high values need to be in ascending order
|
|
* for each n_ranks group.
|
|
*/
|
|
static const struct board_specific_parameters udimm0[] = {
|
|
/*
|
|
* memory controller 0
|
|
* num| hi| rank| clk| wrlvl | wrlvl | wrlvl | cpo |wrdata|2T
|
|
* ranks| mhz| GB |adjst| start | ctl2 | ctl3 | |delay |
|
|
*/
|
|
#ifdef CONFIG_SYS_FSL_DDR4
|
|
{1, 1666, 0, 12, 7, 0x07090800, 0x00000000,},
|
|
{1, 1900, 0, 12, 7, 0x07090800, 0x00000000,},
|
|
{1, 2200, 0, 12, 7, 0x07090800, 0x00000000,},
|
|
#endif
|
|
{}
|
|
};
|
|
|
|
static const struct board_specific_parameters *udimms[] = {
|
|
udimm0,
|
|
};
|
|
|
|
#ifndef CONFIG_SYS_DDR_RAW_TIMING
|
|
fsl_ddr_cfg_regs_t ddr_cfg_regs_1600 = {
|
|
.cs[0].bnds = 0x0000007F,
|
|
.cs[1].bnds = 0,
|
|
.cs[2].bnds = 0,
|
|
.cs[3].bnds = 0,
|
|
.cs[0].config = 0x80040322,
|
|
.cs[0].config_2 = 0,
|
|
.cs[1].config = 0,
|
|
.cs[1].config_2 = 0,
|
|
.cs[2].config = 0,
|
|
.cs[3].config = 0,
|
|
.timing_cfg_3 = 0x010C1000,
|
|
.timing_cfg_0 = 0x91550018,
|
|
.timing_cfg_1 = 0xBBB48C42,
|
|
.timing_cfg_2 = 0x0048C111,
|
|
.ddr_sdram_cfg = 0xC50C0008,
|
|
.ddr_sdram_cfg_2 = 0x00401100,
|
|
.ddr_sdram_cfg_3 = 0,
|
|
.ddr_sdram_mode = 0x03010210,
|
|
.ddr_sdram_mode_2 = 0,
|
|
.ddr_sdram_mode_3 = 0x00010210,
|
|
.ddr_sdram_mode_4 = 0,
|
|
.ddr_sdram_mode_5 = 0x00010210,
|
|
.ddr_sdram_mode_6 = 0,
|
|
.ddr_sdram_mode_7 = 0x00010210,
|
|
.ddr_sdram_mode_8 = 0,
|
|
.ddr_sdram_mode_9 = 0x00000500,
|
|
.ddr_sdram_mode_10 = 0x04000000,
|
|
.ddr_sdram_mode_11 = 0x00000400,
|
|
.ddr_sdram_mode_12 = 0x04000000,
|
|
.ddr_sdram_mode_13 = 0x00000400,
|
|
.ddr_sdram_mode_14 = 0x04000000,
|
|
.ddr_sdram_mode_15 = 0x00000400,
|
|
.ddr_sdram_mode_16 = 0x04000000,
|
|
.ddr_sdram_interval = 0x18600618,
|
|
.ddr_data_init = 0xDEADBEEF,
|
|
.ddr_sdram_clk_cntl = 0x03000000,
|
|
.ddr_init_addr = 0,
|
|
.ddr_init_ext_addr = 0,
|
|
.timing_cfg_4 = 0x00000002,
|
|
.timing_cfg_5 = 0x03401400,
|
|
.timing_cfg_6 = 0,
|
|
.timing_cfg_7 = 0x13300000,
|
|
.timing_cfg_8 = 0x02115600,
|
|
.timing_cfg_9 = 0,
|
|
.ddr_zq_cntl = 0x8A090705,
|
|
.ddr_wrlvl_cntl = 0x8675F607,
|
|
.ddr_wrlvl_cntl_2 = 0x07090800,
|
|
.ddr_wrlvl_cntl_3 = 0,
|
|
.ddr_sr_cntr = 0,
|
|
.ddr_sdram_rcw_1 = 0,
|
|
.ddr_sdram_rcw_2 = 0,
|
|
.ddr_cdr1 = 0x80040000,
|
|
.ddr_cdr2 = 0x0000A181,
|
|
.dq_map_0 = 0,
|
|
.dq_map_1 = 0,
|
|
.dq_map_2 = 0,
|
|
.dq_map_3 = 0,
|
|
.debug[28] = 0x00700046,
|
|
|
|
};
|
|
|
|
fixed_ddr_parm_t fixed_ddr_parm_0[] = {
|
|
{1550, 1650, &ddr_cfg_regs_1600},
|
|
{0, 0, NULL}
|
|
};
|
|
|
|
#endif
|
|
#endif
|