mirror of
https://github.com/u-boot/u-boot.git
synced 2024-12-27 05:33:27 +08:00
926870478d
Mask should start from the first bit - using 0xe is just wrong. 3bits are used that's why 0x7 mask is correct. This patch is fixing silicon ID code detection. Previous behavior was that bit0 was completely ignored. Issue was found on 2eg chip detection. Signed-off-by: Michal Simek <michal.simek@xilinx.com>
31 lines
812 B
C
31 lines
812 B
C
/*
|
|
* (C) Copyright 2015 Xilinx, Inc,
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#ifndef _ZYNQMPPL_H_
|
|
#define _ZYNQMPPL_H_
|
|
|
|
#include <xilinx.h>
|
|
|
|
#define ZYNQMP_SIP_SVC_CSU_DMA_CHIPID 0xC2000018
|
|
#define ZYNQMP_SIP_SVC_PM_FPGA_LOAD 0xC2000016
|
|
#define ZYNQMP_FPGA_OP_INIT (1 << 0)
|
|
#define ZYNQMP_FPGA_OP_LOAD (1 << 1)
|
|
#define ZYNQMP_FPGA_OP_DONE (1 << 2)
|
|
|
|
#define ZYNQMP_CSU_IDCODE_DEVICE_CODE_SHIFT 15
|
|
#define ZYNQMP_CSU_IDCODE_DEVICE_CODE_MASK (0xf << \
|
|
ZYNQMP_CSU_IDCODE_DEVICE_CODE_SHIFT)
|
|
#define ZYNQMP_CSU_IDCODE_SVD_SHIFT 12
|
|
#define ZYNQMP_CSU_IDCODE_SVD_MASK (0x7 << ZYNQMP_CSU_IDCODE_SVD_SHIFT)
|
|
|
|
extern struct xilinx_fpga_op zynqmp_op;
|
|
|
|
#define XILINX_ZYNQMP_DESC \
|
|
{ xilinx_zynqmp, csu_dma, 1, &zynqmp_op, 0, &zynqmp_op }
|
|
|
|
#endif /* _ZYNQMPPL_H_ */
|