mirror of
https://github.com/u-boot/u-boot.git
synced 2024-11-26 13:44:29 +08:00
c79cbb5952
If for some reason, TSC timer frequency cannot be determined from hardware, nor is it specified in the device tree, U-Boot will panic resulting in endless reset during boot. Let's define a default TSC timer frequency using the Kconfig value CONFIG_X86_TSC_TIMER_FREQ (note: #include must be used instead of /include/ otherwise the macro is not pre-processed). Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
28 lines
423 B
Plaintext
28 lines
423 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2019 Intel Corporation <www.intel.com>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
/include/ "skeleton.dtsi"
|
|
/include/ "reset.dtsi"
|
|
#include "tsc_timer.dtsi"
|
|
|
|
/ {
|
|
model = "slimbootloader x86 payload";
|
|
compatible = "slimbootloader,x86-payload";
|
|
|
|
chosen {
|
|
stdout-path = &serial;
|
|
};
|
|
|
|
serial: serial {
|
|
compatible = "intel,slimbootloader-uart";
|
|
};
|
|
|
|
pci {
|
|
compatible = "pci-x86";
|
|
};
|
|
};
|