mirror of
https://github.com/u-boot/u-boot.git
synced 2024-11-23 12:14:32 +08:00
a45d823c02
Wadim Egorov <w.egorov@phytec.de> says: Our SoMs are available in multiple configurations, managed via device tree overlays. To determine the specific variant in use, we read the EEPROM and apply the appropriate overlays during boot to the device tree used by the OS. Apply overlays for phyCORE-AM62x and phyCORE-AM64x SoMs. Future K3 SoMs will be able to reuse this logic and overlays. Link: https://lore.kernel.org/r/20241030164815.1763506-1-w.egorov@phytec.de
160 lines
4.2 KiB
Plaintext
160 lines
4.2 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ARM_SMCCC=y
|
|
CONFIG_ARCH_K3=y
|
|
CONFIG_SYS_MALLOC_LEN=0x2000000
|
|
CONFIG_SYS_MALLOC_F_LEN=0x8000
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
CONFIG_NR_DRAM_BANKS=2
|
|
CONFIG_SOC_K3_AM625=y
|
|
CONFIG_PHYTEC_SOM_DETECTION=y
|
|
CONFIG_TARGET_PHYCORE_AM62X_A53=y
|
|
CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
|
|
CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x80b80000
|
|
CONFIG_SF_DEFAULT_SPEED=25000000
|
|
CONFIG_ENV_SIZE=0x20000
|
|
CONFIG_ENV_OFFSET=0x680000
|
|
CONFIG_SPL_DM_SPI=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="ti/k3-am625-phyboard-lyra-rdk"
|
|
CONFIG_OF_LIBFDT_OVERLAY=y
|
|
CONFIG_DM_RESET=y
|
|
CONFIG_SPL_MMC=y
|
|
CONFIG_SPL_SERIAL=y
|
|
CONFIG_SPL_STACK_R_ADDR=0x82000000
|
|
CONFIG_SPL_TEXT_BASE=0x80080000
|
|
CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
|
|
CONFIG_SPL_BSS_START_ADDR=0x80c80000
|
|
CONFIG_SPL_BSS_MAX_SIZE=0x80000
|
|
CONFIG_SPL_STACK_R=y
|
|
CONFIG_SYS_BOOTM_LEN=0x800000
|
|
CONFIG_SPL_SIZE_LIMIT=0x40000
|
|
CONFIG_SPL_SIZE_LIMIT_PROVIDE_STACK=0x800
|
|
CONFIG_ENV_OFFSET_REDUND=0x6c0000
|
|
CONFIG_SPL_FS_FAT=y
|
|
CONFIG_SPL_LIBDISK_SUPPORT=y
|
|
CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
|
CONFIG_SPL_SPI=y
|
|
# CONFIG_PSCI_RESET is not set
|
|
# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
|
|
CONFIG_SPL_LOAD_FIT=y
|
|
CONFIG_SPL_LOAD_FIT_ADDRESS=0x81000000
|
|
CONFIG_BOOTSTD_FULL=y
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_BOOTCOMMAND="run ${boot}boot; bootflow scan -lb"
|
|
CONFIG_DEFAULT_FDT_FILE="oftree"
|
|
CONFIG_BOARD_LATE_INIT=y
|
|
CONFIG_SPL_MAX_SIZE=0x58000
|
|
CONFIG_SPL_SYS_REPORT_STACK_F_USAGE=y
|
|
CONFIG_SPL_BOARD_INIT=y
|
|
CONFIG_SPL_SYS_MALLOC_SIMPLE=y
|
|
CONFIG_SPL_SYS_MMCSD_RAW_MODE=y
|
|
CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x1400
|
|
CONFIG_SPL_ENV_SUPPORT=y
|
|
CONFIG_SPL_FS_LOAD_PAYLOAD_NAME="u-boot.img"
|
|
CONFIG_SPL_I2C=y
|
|
CONFIG_SPL_DM_MAILBOX=y
|
|
CONFIG_SPL_DM_SPI_FLASH=y
|
|
CONFIG_SPL_POWER_DOMAIN=y
|
|
CONFIG_SPL_RAM_DEVICE=y
|
|
# CONFIG_SPL_SPI_FLASH_TINY is not set
|
|
CONFIG_SPL_SPI_FLASH_SFDP_SUPPORT=y
|
|
CONFIG_SPL_SPI_LOAD=y
|
|
CONFIG_SYS_SPI_U_BOOT_OFFS=0x280000
|
|
CONFIG_SPL_YMODEM_SUPPORT=y
|
|
CONFIG_CMD_DFU=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_MTD=y
|
|
CONFIG_CMD_USB=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_CMD_RTC=y
|
|
CONFIG_CMD_SMC=y
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
CONFIG_MULTI_DTB_FIT=y
|
|
CONFIG_OF_OVERLAY_LIST="ti/k3-am6xx-phycore-disable-spi-nor ti/k3-am6xx-phycore-disable-rtc ti/k3-am6xx-phycore-disable-eth-phy ti/k3-am6xx-phycore-qspi-nor"
|
|
CONFIG_SPL_MULTI_DTB_FIT=y
|
|
CONFIG_SPL_MULTI_DTB_FIT_NO_COMPRESSION=y
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_ENV_IS_NOWHERE=y
|
|
CONFIG_ENV_IS_IN_MMC=y
|
|
CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
|
|
CONFIG_SYS_MMC_ENV_DEV=1
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_SPL_DM=y
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
|
CONFIG_REGMAP=y
|
|
CONFIG_SPL_REGMAP=y
|
|
CONFIG_SPL_SYSCON=y
|
|
CONFIG_SPL_OF_TRANSLATE=y
|
|
CONFIG_CLK=y
|
|
CONFIG_SPL_CLK=y
|
|
CONFIG_CLK_TI_SCI=y
|
|
CONFIG_DFU_MMC=y
|
|
CONFIG_DFU_RAM=y
|
|
CONFIG_SYS_DFU_DATA_BUF_SIZE=0x40000
|
|
CONFIG_SYS_DFU_MAX_FILE_SIZE=0x800000
|
|
CONFIG_DMA_CHANNELS=y
|
|
CONFIG_TI_K3_NAVSS_UDMA=y
|
|
CONFIG_TI_SCI_PROTOCOL=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_SYS_I2C_OMAP24XX=y
|
|
CONFIG_DM_MAILBOX=y
|
|
CONFIG_K3_SEC_PROXY=y
|
|
CONFIG_SUPPORT_EMMC_BOOT=y
|
|
CONFIG_MMC_SDHCI=y
|
|
CONFIG_MMC_SDHCI_ADMA=y
|
|
CONFIG_SPL_MMC_SDHCI_ADMA=y
|
|
CONFIG_MMC_SDHCI_AM654=y
|
|
CONFIG_MTD=y
|
|
CONFIG_DM_SPI_FLASH=y
|
|
CONFIG_SPI_FLASH_SFDP_SUPPORT=y
|
|
# CONFIG_SPI_FLASH_SMART_HWCAPS is not set
|
|
CONFIG_SPI_FLASH_SOFT_RESET=y
|
|
CONFIG_SPI_FLASH_SOFT_RESET_ON_BOOT=y
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
CONFIG_SPI_FLASH_MT35XU=y
|
|
CONFIG_SPI_FLASH_MTD=y
|
|
CONFIG_PHY_TI_DP83867=y
|
|
CONFIG_PHY_FIXED=y
|
|
CONFIG_TI_AM65_CPSW_NUSS=y
|
|
CONFIG_PHY=y
|
|
CONFIG_PINCTRL=y
|
|
CONFIG_SPL_PINCTRL=y
|
|
CONFIG_PINCTRL_SINGLE=y
|
|
CONFIG_POWER_DOMAIN=y
|
|
CONFIG_TI_SCI_POWER_DOMAIN=y
|
|
CONFIG_K3_SYSTEM_CONTROLLER=y
|
|
CONFIG_REMOTEPROC_TI_K3_ARM64=y
|
|
CONFIG_RESET_TI_SCI=y
|
|
CONFIG_DM_RTC=y
|
|
CONFIG_RTC_RV3028=y
|
|
CONFIG_DM_SERIAL=y
|
|
CONFIG_SOC_DEVICE=y
|
|
CONFIG_SOC_DEVICE_TI_K3=y
|
|
CONFIG_SOC_TI=y
|
|
CONFIG_SPI=y
|
|
CONFIG_DM_SPI=y
|
|
CONFIG_CADENCE_QSPI=y
|
|
CONFIG_SYSRESET=y
|
|
CONFIG_SPL_SYSRESET=y
|
|
CONFIG_SYSRESET_TI_SCI=y
|
|
CONFIG_USB=y
|
|
CONFIG_DM_USB_GADGET=y
|
|
CONFIG_SPL_DM_USB_GADGET=y
|
|
CONFIG_USB_XHCI_HCD=y
|
|
CONFIG_USB_XHCI_DWC3=y
|
|
CONFIG_USB_DWC3=y
|
|
CONFIG_USB_DWC3_GENERIC=y
|
|
CONFIG_SPL_USB_DWC3_GENERIC=y
|
|
CONFIG_SPL_USB_DWC3_AM62=y
|
|
CONFIG_USB_DWC3_AM62=y
|
|
CONFIG_USB_GADGET=y
|
|
CONFIG_SPL_USB_GADGET=y
|
|
CONFIG_USB_GADGET_MANUFACTURER="PHYTEC"
|
|
CONFIG_USB_GADGET_VENDOR_NUM=0x0451
|
|
CONFIG_USB_GADGET_PRODUCT_NUM=0x6165
|
|
CONFIG_USB_GADGET_DOWNLOAD=y
|
|
CONFIG_SPL_DFU=y
|
|
CONFIG_FS_FAT_MAX_CLUSTSIZE=16384
|