mirror of
https://github.com/u-boot/u-boot.git
synced 2024-11-23 20:24:26 +08:00
984639039f
The current name is inconsistent with SPL which uses CONFIG_SPL_TEXT_BASE and this makes it imposible to use CONFIG_VAL(). Rename it to resolve this problem. Signed-off-by: Simon Glass <sjg@chromium.org>
240 lines
6.4 KiB
Plaintext
240 lines
6.4 KiB
Plaintext
CONFIG_PPC=y
|
|
CONFIG_TEXT_BASE=0xF0000000
|
|
CONFIG_ENV_SIZE=0x4000
|
|
CONFIG_ENV_SECT_SIZE=0x20000
|
|
CONFIG_DEFAULT_DEVICE_TREE="kmcoge5ne"
|
|
CONFIG_BOOTCOUNT_BOOTLIMIT=3
|
|
CONFIG_SYS_CLK_FREQ=66000000
|
|
CONFIG_SYS_LOAD_ADDR=0x100000
|
|
CONFIG_ENV_ADDR=0xF00C0000
|
|
CONFIG_MPC83xx=y
|
|
CONFIG_HIGH_BATS=y
|
|
CONFIG_TARGET_KMCOGE5NE=y
|
|
CONFIG_DDR_MC_CLOCK_MODE_1_1=y
|
|
CONFIG_SYSTEM_PLL_VCO_DIV_4=y
|
|
CONFIG_SYSTEM_PLL_FACTOR_4_1=y
|
|
CONFIG_CORE_PLL_RATIO_2_1=y
|
|
CONFIG_QUICC_MULT_FACTOR_6=y
|
|
CONFIG_BOOT_MEMORY_SPACE_LOW=y
|
|
CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
|
|
CONFIG_LALE_TIMING_EARLIER=y
|
|
CONFIG_LDP_PIN_MUX_STATE_0=y
|
|
CONFIG_BAT0=y
|
|
CONFIG_BAT0_NAME="SDRAM_LOWER"
|
|
CONFIG_BAT0_BASE=0x00000000
|
|
CONFIG_BAT0_LENGTH_256_MBYTES=y
|
|
CONFIG_BAT0_ACCESS_RW=y
|
|
CONFIG_BAT0_ICACHE_INHIBITED=y
|
|
CONFIG_BAT0_ICACHE_GUARDED=y
|
|
CONFIG_BAT0_DCACHE_INHIBITED=y
|
|
CONFIG_BAT0_DCACHE_GUARDED=y
|
|
CONFIG_BAT0_USER_MODE_VALID=y
|
|
CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT1=y
|
|
CONFIG_BAT1_NAME="IMMR"
|
|
CONFIG_BAT1_BASE=0xE0000000
|
|
CONFIG_BAT1_LENGTH_4_MBYTES=y
|
|
CONFIG_BAT1_ACCESS_RW=y
|
|
CONFIG_BAT1_ICACHE_INHIBITED=y
|
|
CONFIG_BAT1_ICACHE_GUARDED=y
|
|
CONFIG_BAT1_DCACHE_INHIBITED=y
|
|
CONFIG_BAT1_DCACHE_GUARDED=y
|
|
CONFIG_BAT1_USER_MODE_VALID=y
|
|
CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT2=y
|
|
CONFIG_BAT2_NAME="KMBEC_FPGA"
|
|
CONFIG_BAT2_BASE=0xE8000000
|
|
CONFIG_BAT2_LENGTH_128_MBYTES=y
|
|
CONFIG_BAT2_ACCESS_RW=y
|
|
CONFIG_BAT2_ICACHE_MEMORYCOHERENCE=y
|
|
CONFIG_BAT2_DCACHE_INHIBITED=y
|
|
CONFIG_BAT2_DCACHE_GUARDED=y
|
|
CONFIG_BAT2_USER_MODE_VALID=y
|
|
CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT3=y
|
|
CONFIG_BAT3_NAME="FLASH"
|
|
CONFIG_BAT3_BASE=0xF0000000
|
|
CONFIG_BAT3_LENGTH_256_MBYTES=y
|
|
CONFIG_BAT3_ACCESS_RW=y
|
|
CONFIG_BAT3_ICACHE_MEMORYCOHERENCE=y
|
|
CONFIG_BAT3_DCACHE_INHIBITED=y
|
|
CONFIG_BAT3_DCACHE_GUARDED=y
|
|
CONFIG_BAT3_USER_MODE_VALID=y
|
|
CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT4=y
|
|
CONFIG_BAT4_NAME="STACK_IN_DCACHE"
|
|
CONFIG_BAT4_BASE=0xE6000000
|
|
CONFIG_BAT4_ACCESS_RW=y
|
|
CONFIG_BAT4_USER_MODE_VALID=y
|
|
CONFIG_BAT4_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT5=y
|
|
CONFIG_BAT5_NAME="PAXE"
|
|
CONFIG_BAT5_BASE=0xA0000000
|
|
CONFIG_BAT5_LENGTH_256_MBYTES=y
|
|
CONFIG_BAT5_ACCESS_RW=y
|
|
CONFIG_BAT5_ICACHE_MEMORYCOHERENCE=y
|
|
CONFIG_BAT5_DCACHE_INHIBITED=y
|
|
CONFIG_BAT5_DCACHE_GUARDED=y
|
|
CONFIG_BAT5_USER_MODE_VALID=y
|
|
CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT6=y
|
|
CONFIG_BAT6_NAME="BFTIC3"
|
|
CONFIG_BAT6_BASE=0xB0000000
|
|
CONFIG_BAT6_LENGTH_256_MBYTES=y
|
|
CONFIG_BAT6_ACCESS_RW=y
|
|
CONFIG_BAT6_ICACHE_MEMORYCOHERENCE=y
|
|
CONFIG_BAT6_DCACHE_INHIBITED=y
|
|
CONFIG_BAT6_DCACHE_GUARDED=y
|
|
CONFIG_BAT6_USER_MODE_VALID=y
|
|
CONFIG_BAT6_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT7=y
|
|
CONFIG_BAT7_NAME="SDRAM_UPPER"
|
|
CONFIG_BAT7_BASE=0x10000000
|
|
CONFIG_BAT7_LENGTH_256_MBYTES=y
|
|
CONFIG_BAT7_ACCESS_RW=y
|
|
CONFIG_BAT7_ICACHE_INHIBITED=y
|
|
CONFIG_BAT7_ICACHE_GUARDED=y
|
|
CONFIG_BAT7_DCACHE_INHIBITED=y
|
|
CONFIG_BAT7_DCACHE_GUARDED=y
|
|
CONFIG_BAT7_USER_MODE_VALID=y
|
|
CONFIG_BAT7_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_LBLAW0=y
|
|
CONFIG_LBLAW0_BASE=0xF0000000
|
|
CONFIG_LBLAW0_NAME="FLASH"
|
|
CONFIG_LBLAW0_LENGTH_256_MBYTES=y
|
|
CONFIG_LBLAW1=y
|
|
CONFIG_LBLAW1_BASE=0xE8000000
|
|
CONFIG_LBLAW1_NAME="KMBEC_FPGA"
|
|
CONFIG_LBLAW1_LENGTH_128_MBYTES=y
|
|
CONFIG_LBLAW3=y
|
|
CONFIG_LBLAW3_BASE=0xA0000000
|
|
CONFIG_LBLAW3_NAME="PAXE"
|
|
CONFIG_LBLAW3_LENGTH_512_MBYTES=y
|
|
CONFIG_ELBC_BR0_OR0=y
|
|
CONFIG_BR0_OR0_NAME="FLASH"
|
|
CONFIG_BR0_OR0_BASE=0xF0000000
|
|
CONFIG_BR0_PORTSIZE_16BIT=y
|
|
CONFIG_OR0_AM_256_MBYTES=y
|
|
CONFIG_OR0_SCY_5=y
|
|
CONFIG_OR0_CSNT_EARLIER=y
|
|
CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
|
|
CONFIG_OR0_TRLX_RELAXED=y
|
|
CONFIG_OR0_EAD_EXTRA=y
|
|
CONFIG_ELBC_BR1_OR1=y
|
|
CONFIG_BR1_OR1_NAME="KMBEC_FPGA"
|
|
CONFIG_BR1_OR1_BASE=0xE8000000
|
|
CONFIG_OR1_AM_64_MBYTES=y
|
|
CONFIG_OR1_SCY_2=y
|
|
CONFIG_OR1_CSNT_EARLIER=y
|
|
CONFIG_OR1_ACS_HALF_CYCLE_EARLIER=y
|
|
CONFIG_OR1_TRLX_RELAXED=y
|
|
CONFIG_OR1_EAD_EXTRA=y
|
|
CONFIG_ELBC_BR3_OR3=y
|
|
CONFIG_BR3_OR3_NAME="PAXE"
|
|
CONFIG_BR3_OR3_BASE=0xA0000000
|
|
CONFIG_OR3_AM_256_MBYTES=y
|
|
CONFIG_OR3_SCY_2=y
|
|
CONFIG_OR3_CSNT_EARLIER=y
|
|
CONFIG_OR3_ACS_HALF_CYCLE_EARLIER=y
|
|
CONFIG_OR3_TRLX_RELAXED=y
|
|
CONFIG_OR3_EAD_EXTRA=y
|
|
CONFIG_ELBC_BR4_OR4=y
|
|
CONFIG_BR4_OR4_NAME="BFTIC3"
|
|
CONFIG_BR4_OR4_BASE=0xB0000000
|
|
CONFIG_OR4_AM_256_MBYTES=y
|
|
CONFIG_OR4_SCY_2=y
|
|
CONFIG_OR4_CSNT_EARLIER=y
|
|
CONFIG_OR4_ACS_HALF_CYCLE_EARLIER=y
|
|
CONFIG_OR4_TRLX_RELAXED=y
|
|
CONFIG_OR4_EAD_EXTRA=y
|
|
CONFIG_HID0_FINAL_EMCP=y
|
|
CONFIG_HID0_FINAL_ICE=y
|
|
CONFIG_HID2_HBE=y
|
|
CONFIG_ACR_PIPE_DEP_4=y
|
|
CONFIG_ACR_RPTCNT_4=y
|
|
CONFIG_ACR_APARK_MASTER=y
|
|
CONFIG_ACR_PARKM_USB_I2C1_BOOT=y
|
|
CONFIG_LCRR_DBYP_PLL_BYPASSED=y
|
|
CONFIG_LCRR_EADC_2=y
|
|
CONFIG_LCRR_CLKDIV_4=y
|
|
CONFIG_83XX_PCICLK=0x3ef1480
|
|
CONFIG_KM_DEF_NETDEV="eth1"
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
|
CONFIG_AUTOBOOT_KEYED=y
|
|
CONFIG_AUTOBOOT_PROMPT="Hit <SPACE> key to stop autoboot in %2ds\n"
|
|
CONFIG_AUTOBOOT_STOP_STR=" "
|
|
CONFIG_BOARD_EARLY_INIT_R=y
|
|
CONFIG_LAST_STAGE_INIT=y
|
|
CONFIG_MISC_INIT_R=y
|
|
CONFIG_HUSH_PARSER=y
|
|
CONFIG_SYS_MAXARGS=32
|
|
CONFIG_SYS_CBSIZE=512
|
|
CONFIG_SYS_PBSIZE=532
|
|
CONFIG_SYS_BOOTM_LEN=0x2000000
|
|
CONFIG_CMD_IMLS=y
|
|
CONFIG_CMD_ASKENV=y
|
|
CONFIG_CMD_GREPENV=y
|
|
CONFIG_CMD_EEPROM=y
|
|
CONFIG_SYS_I2C_EEPROM_ADDR_LEN=2
|
|
CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
|
|
CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=10
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_NAND=y
|
|
# CONFIG_CMD_PINMUX is not set
|
|
CONFIG_CMD_DHCP=y
|
|
CONFIG_BOOTP_BOOTFILESIZE=y
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_CMD_JFFS2=y
|
|
CONFIG_CMD_MTDPARTS=y
|
|
CONFIG_MTDIDS_DEFAULT="nor0=boot,nand0=app"
|
|
CONFIG_MTDPARTS_DEFAULT="mtdparts=boot:768k(u-boot),128k(env),128k(envred),-(ubi0);app:-(ubi1);"
|
|
CONFIG_CMD_UBI=y
|
|
# CONFIG_CMD_UBIFS is not set
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
|
|
CONFIG_ENV_ADDR_REDUND=0xF00E0000
|
|
CONFIG_USE_ETHPRIME=y
|
|
CONFIG_ETHPRIME="UEC0"
|
|
CONFIG_VERSION_VARIABLE=y
|
|
CONFIG_BOOTCOUNT_LIMIT=y
|
|
CONFIG_DM_BOOTCOUNT=y
|
|
CONFIG_BOOTCOUNT_MEM=y
|
|
CONFIG_SYS_BOOTCOUNT_BE=y
|
|
CONFIG_SYS_BR0_PRELIM_BOOL=y
|
|
CONFIG_SYS_BR0_PRELIM=0xF0001001
|
|
CONFIG_SYS_OR0_PRELIM=0xF0000E55
|
|
CONFIG_SYS_BR1_PRELIM_BOOL=y
|
|
CONFIG_SYS_BR1_PRELIM=0xE8000801
|
|
CONFIG_SYS_OR1_PRELIM=0xFC000E25
|
|
CONFIG_SYS_BR3_PRELIM_BOOL=y
|
|
CONFIG_SYS_BR3_PRELIM=0xA0000801
|
|
CONFIG_SYS_OR3_PRELIM=0xF0000E25
|
|
CONFIG_SYS_BR4_PRELIM_BOOL=y
|
|
CONFIG_SYS_BR4_PRELIM=0xB0000801
|
|
CONFIG_SYS_OR4_PRELIM=0xF0000E25
|
|
CONFIG_SYS_I2C_LEGACY=y
|
|
CONFIG_SYS_I2C_FSL=y
|
|
CONFIG_SYS_FSL_I2C_OFFSET=0x3000
|
|
CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
|
|
CONFIG_SYS_FSL_I2C2_OFFSET=0x3100
|
|
CONFIG_SYS_I2C_SLAVE=0x7F
|
|
CONFIG_SYS_I2C_SPEED=200000
|
|
# CONFIG_MMC is not set
|
|
CONFIG_MTD=y
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
|
|
CONFIG_FLASH_CFI_MTD=y
|
|
CONFIG_SYS_FLASH_PROTECTION=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_MTD_RAW_NAND=y
|
|
CONFIG_DM_ETH_PHY=y
|
|
CONFIG_QE_UEC=y
|
|
# CONFIG_PCI is not set
|
|
# CONFIG_PINCTRL_FULL is not set
|
|
CONFIG_QE=y
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_BCH=y
|