mirror of
https://github.com/u-boot/u-boot.git
synced 2024-12-11 21:53:29 +08:00
1b5291dddf
Currently the clk_adj is 6 (3/4 cycle), The settings will cause the DDR controller hang at the data init. Change the clk_adj from 6 to 4 (1/2 cycle), make the memory system stable. Signed-off-by: Dave Liu <daveliu@freescale.com> |
||
---|---|---|
.. | ||
bcsr.c | ||
bcsr.h | ||
config.mk | ||
ddr.c | ||
law.c | ||
Makefile | ||
mpc8569mds.c | ||
tlb.c | ||
u-boot.lds |