mirror of
https://github.com/u-boot/u-boot.git
synced 2024-11-27 22:56:49 +08:00
045474be5e
Apple SoCs have an integrated NVMe controller that isn't connected over a PCIe bus. In preparation for adding support for this NVMe controller, split out the PCI support into its own file. This file is selected through a new CONFIG_NVME_PCI Kconfig option, so do a wholesale replacement of CONFIG_NVME with CONFIG_NVME_PCI. Signed-off-by: Mark Kettenis <kettenis@openbsd.org> Reviewed-by: Simon Glass <sjg@chromium.org> Tested on: Macbook Air M1 Tested-by: Simon Glass <sjg@chromium.org>
92 lines
2.0 KiB
Plaintext
92 lines
2.0 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_SKIP_LOWLEVEL_INIT=y
|
|
CONFIG_TARGET_LS1021AQDS=y
|
|
CONFIG_SYS_TEXT_BASE=0x60100000
|
|
CONFIG_SYS_MALLOC_LEN=0x1002000
|
|
CONFIG_NR_DRAM_BANKS=1
|
|
CONFIG_SYS_MEMTEST_START=0x80000000
|
|
CONFIG_SYS_MEMTEST_END=0x9fffffff
|
|
CONFIG_ENV_SIZE=0x2000
|
|
CONFIG_ENV_SECT_SIZE=0x20000
|
|
CONFIG_SYS_I2C_MXC_I2C1=y
|
|
CONFIG_SYS_I2C_MXC_I2C2=y
|
|
CONFIG_SYS_I2C_MXC_I2C3=y
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="ls1021a-qds-lpuart"
|
|
CONFIG_FSL_USE_PCA9547_MUX=y
|
|
CONFIG_AHCI=y
|
|
CONFIG_SYS_LOAD_ADDR=0x82000000
|
|
CONFIG_FIT=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
|
CONFIG_SYS_EXTRA_OPTIONS="LPUART"
|
|
CONFIG_DYNAMIC_SYS_CLK_FREQ=y
|
|
CONFIG_BOOTDELAY=3
|
|
CONFIG_SILENT_CONSOLE=y
|
|
CONFIG_SYS_CONSOLE_IS_IN_ENV=y
|
|
CONFIG_MISC_INIT_R=y
|
|
CONFIG_ID_EEPROM=y
|
|
CONFIG_HUSH_PARSER=y
|
|
CONFIG_CMD_BOOTZ=y
|
|
CONFIG_CMD_IMLS=y
|
|
CONFIG_CMD_GREPENV=y
|
|
CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
|
|
CONFIG_CMD_MEMINFO=y
|
|
CONFIG_CMD_MEMTEST=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_GPT=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_NAND=y
|
|
CONFIG_CMD_USB=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_CMD_DHCP=y
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_CMD_EXT2=y
|
|
CONFIG_CMD_FAT=y
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_ENV_IS_IN_FLASH=y
|
|
CONFIG_ENV_ADDR=0x60300000
|
|
CONFIG_DM=y
|
|
CONFIG_SATA=y
|
|
CONFIG_SATA_CEVA=y
|
|
CONFIG_FSL_CAAM=y
|
|
CONFIG_DYNAMIC_DDR_CLK_FREQ=y
|
|
CONFIG_DDR_ECC=y
|
|
CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
|
|
CONFIG_MPC8XXX_GPIO=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_SPL_SYS_I2C_LEGACY=y
|
|
CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
|
|
CONFIG_SYS_I2C_EEPROM_ADDR=0x57
|
|
CONFIG_FSL_ESDHC=y
|
|
CONFIG_MTD=y
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_SYS_MAX_FLASH_BANKS=2
|
|
CONFIG_MTD_RAW_NAND=y
|
|
CONFIG_NAND_FSL_IFC=y
|
|
CONFIG_SYS_NAND_ONFI_DETECTION=y
|
|
CONFIG_PHY_REALTEK=y
|
|
CONFIG_PHY_GIGE=y
|
|
CONFIG_E1000=y
|
|
CONFIG_MII=y
|
|
CONFIG_TSEC_ENET=y
|
|
CONFIG_NVME_PCI=y
|
|
CONFIG_PCI=y
|
|
CONFIG_DM_PCI_COMPAT=y
|
|
CONFIG_PCIE_LAYERSCAPE_RC=y
|
|
CONFIG_SYS_QE_FW_ADDR=0x60940000
|
|
CONFIG_DM_SCSI=y
|
|
CONFIG_DM_SERIAL=y
|
|
CONFIG_FSL_LPUART=y
|
|
CONFIG_USB=y
|
|
CONFIG_USB_XHCI_HCD=y
|
|
CONFIG_USB_XHCI_DWC3=y
|
|
CONFIG_USB_STORAGE=y
|