mirror of
https://github.com/u-boot/u-boot.git
synced 2024-11-25 13:14:19 +08:00
usb: ehci-mx5: Remove unneeded write to cscmr1 register
Currently we have the following behavior in ehci_hcd_init() - Read csmr1 register, clear bit 26 and then set bit 26. However a little bit later we call set_usb_phy_clk() which clears bit 26, so let's get rid of the unnecessary code. Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
This commit is contained in:
parent
c4219a82cd
commit
c3904128ad
@ -221,15 +221,6 @@ void __weak board_ehci_hcd_postinit(struct usb_ehci *ehci, int port)
|
|||||||
int ehci_hcd_init(int index, struct ehci_hccr **hccr, struct ehci_hcor **hcor)
|
int ehci_hcd_init(int index, struct ehci_hccr **hccr, struct ehci_hcor **hcor)
|
||||||
{
|
{
|
||||||
struct usb_ehci *ehci;
|
struct usb_ehci *ehci;
|
||||||
#ifdef CONFIG_MX53
|
|
||||||
struct clkctl *sc_regs = (struct clkctl *)CCM_BASE_ADDR;
|
|
||||||
u32 reg;
|
|
||||||
|
|
||||||
reg = __raw_readl(&sc_regs->cscmr1) & ~(1 << 26);
|
|
||||||
/* derive USB PHY clock multiplexer from PLL3 */
|
|
||||||
reg |= 1 << 26;
|
|
||||||
__raw_writel(reg, &sc_regs->cscmr1);
|
|
||||||
#endif
|
|
||||||
|
|
||||||
set_usboh3_clk();
|
set_usboh3_clk();
|
||||||
enable_usboh3_clk(1);
|
enable_usboh3_clk(1);
|
||||||
|
Loading…
Reference in New Issue
Block a user