mirrors/u-boot
0
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2024-11-26 13:44:29 +08:00
Code Issues Packages Projects Releases Wiki Activity

arm: dts: imx8m: shrink ddr firmware size to actual file size

Browse Source 
After we switch to use BINMAN_SYMBOLS, there is no need to pad
the file size to 0x8000 and 0x4000. After we use BINMAN_SYMBOLS,
the u-boot-spl-ddr.bin shrink about 36KB with i.MX8MP-EVK.

Tested-by: Tim Harvey <tharvey@gateworks.com> #imx8m[m,n,p]-venice
Signed-off-by: Peng Fan <peng.fan@nxp.com>
Reviewed-by: Alper Nebi Yasak <alpernebiyasak@gmail.com>
This commit is contained in:
Peng Fan 2022-07-26 16:41:22 +08:00 committed by Stefano Babic
parent 23387416da
commit c065a6c6f6
10 changed files with 38 additions and 38 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
arch/arm/dts/imx8mm-u-boot.dtsi
View File

@ -41,25 +41,25 @@
ddr-1d-imem-fw {
filename = "lpddr4_pmu_train_1d_imem.bin";
size = <0x8000>;
align-end = <4>;
type = "blob-ext";
};
ddr-1d-dmem-fw {
filename = "lpddr4_pmu_train_1d_dmem.bin";
size = <0x4000>;
align-end = <4>;
type = "blob-ext";
};
ddr-2d-imem-fw {
filename = "lpddr4_pmu_train_2d_imem.bin";
size = <0x8000>;
align-end = <4>;
type = "blob-ext";
};
ddr-2d-dmem-fw {
filename = "lpddr4_pmu_train_2d_dmem.bin";
size = <0x4000>;
align-end = <4>;
type = "blob-ext";
};
};

8
arch/arm/dts/imx8mn-beacon-kit-u-boot.dtsi
View File

@ -149,26 +149,26 @@
ddr-1d-imem-fw {
filename = "lpddr4_pmu_train_1d_imem.bin";
size = <0x8000>;
type = "blob-ext";
align-end = <4>;
};
ddr-1d-dmem-fw {
filename = "lpddr4_pmu_train_1d_dmem.bin";
size = <0x4000>;
type = "blob-ext";
align-end = <4>;
};
ddr-2d-imem-fw {
filename = "lpddr4_pmu_train_2d_imem.bin";
size = <0x8000>;
type = "blob-ext";
align-end = <4>;
};
ddr-2d-dmem-fw {
filename = "lpddr4_pmu_train_2d_dmem.bin";
size = <0x4000>;
type = "blob-ext";
align-end = <4>;
};
};

4
arch/arm/dts/imx8mn-bsh-smm-s2-u-boot-common.dtsi
View File

@ -113,13 +113,13 @@
ddr-1d-imem-fw {
filename = "ddr3_imem_1d.bin";
size = <0x8000>;
align-end = <4>;
type = "blob-ext";
};
ddr-1d-dmem-fw {
filename = "ddr3_dmem_1d.bin";
size = <0x4000>;
align-end = <4>;
type = "blob-ext";
};
};

8
arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi
View File

@ -157,26 +157,26 @@
ddr-1d-imem-fw {
filename = "ddr4_imem_1d_201810.bin";
size = <0x8000>;
type = "blob-ext";
align-end = <4>;
};
ddr-1d-dmem-fw {
filename = "ddr4_dmem_1d_201810.bin";
size = <0x4000>;
type = "blob-ext";
align-end = <4>;
};
ddr-2d-imem-fw {
filename = "ddr4_imem_2d_201810.bin";
size = <0x8000>;
type = "blob-ext";
align-end = <4>;
};
ddr-2d-dmem-fw {
filename = "ddr4_dmem_2d_201810.bin";
size = <0x4000>;
type = "blob-ext";
align-end = <4>;
};
};

8
arch/arm/dts/imx8mn-evk-u-boot.dtsi
View File

@ -38,26 +38,26 @@
ddr-1d-imem-fw {
filename = "lpddr4_pmu_train_1d_imem.bin";
size = <0x8000>;
type = "blob-ext";
align-end = <4>;
};
ddr-1d-dmem-fw {
filename = "lpddr4_pmu_train_1d_dmem.bin";
size = <0x4000>;
type = "blob-ext";
align-end = <4>;
};
ddr-2d-imem-fw {
filename = "lpddr4_pmu_train_2d_imem.bin";
size = <0x8000>;
type = "blob-ext";
align-end = <4>;
};
ddr-2d-dmem-fw {
filename = "lpddr4_pmu_train_2d_dmem.bin";
size = <0x4000>;
type = "blob-ext";
align-end = <4>;
};
};

8
arch/arm/dts/imx8mn-var-som-symphony-u-boot.dtsi
View File

@ -132,25 +132,25 @@
ddr-1d-imem-fw {
filename = "ddr4_imem_1d.bin";
size = <0x8000>;
align-end = <4>;
type = "blob-ext";
};
ddr-1d-dmem-fw {
filename = "ddr4_dmem_1d.bin";
size = <0x4000>;
align-end = <4>;
type = "blob-ext";
};
ddr-2d-imem-fw {
filename = "ddr4_imem_2d.bin";
size = <0x8000>;
align-end = <4>;
type = "blob-ext";
};
ddr-2d-dmem-fw {
filename = "ddr4_dmem_2d.bin";
size = <0x4000>;
align-end = <4>;
type = "blob-ext";
};
};

8
arch/arm/dts/imx8mn-venice-u-boot.dtsi
View File

@ -128,25 +128,25 @@
ddr-1d-imem-fw {
filename = "lpddr4_pmu_train_1d_imem.bin";
size = <0x8000>;
align-end = <4>;
type = "blob-ext";
};
ddr-1d-dmem-fw {
filename = "lpddr4_pmu_train_1d_dmem.bin";
size = <0x4000>;
align-end = <4>;
type = "blob-ext";
};
ddr-2d-imem-fw {
filename = "lpddr4_pmu_train_2d_imem.bin";
size = <0x8000>;
align-end = <4>;
type = "blob-ext";
};
ddr-2d-dmem-fw {
filename = "lpddr4_pmu_train_2d_dmem.bin";
size = <0x4000>;
align-end = <4>;
type = "blob-ext";
};
};

8
arch/arm/dts/imx8mp-u-boot.dtsi
View File

@ -63,26 +63,26 @@
ddr-1d-imem-fw {
filename = "lpddr4_pmu_train_1d_imem_202006.bin";
size = <0x8000>;
type = "blob-ext";
align-end = <4>;
};
ddr-1d-dmem-fw {
filename = "lpddr4_pmu_train_1d_dmem_202006.bin";
size = <0x4000>;
type = "blob-ext";
align-end = <4>;
};
ddr-2d-imem-fw {
filename = "lpddr4_pmu_train_2d_imem_202006.bin";
size = <0x8000>;
type = "blob-ext";
align-end = <4>;
};
ddr-2d-dmem-fw {
filename = "lpddr4_pmu_train_2d_dmem_202006.bin";
size = <0x4000>;
type = "blob-ext";
align-end = <4>;
};
};

8
arch/arm/dts/imx8mq-cm-u-boot.dtsi
View File

@ -30,26 +30,26 @@
ddr-1d-imem-fw {
filename = "lpddr4_pmu_train_1d_imem.bin";
size = <0x8000>;
type = "blob-ext";
align-end = <4>;
};
ddr-1d-dmem-fw {
filename = "lpddr4_pmu_train_1d_dmem.bin";
size = <0x4000>;
type = "blob-ext";
align-end = <4>;
};
ddr-2d-imem-fw {
filename = "lpddr4_pmu_train_2d_imem.bin";
size = <0x8000>;
type = "blob-ext";
align-end = <4>;
};
ddr-2d-dmem-fw {
filename = "lpddr4_pmu_train_2d_dmem.bin";
size = <0x4000>;
type = "blob-ext";
align-end = <4>;
};
};

8
arch/arm/dts/imx8mq-u-boot.dtsi
View File

@ -48,25 +48,25 @@
ddr-1d-imem-fw {
filename = "lpddr4_pmu_train_1d_imem.bin";
size = <0x8000>;
align-end = <4>;
type = "blob-ext";
};
ddr-1d-dmem-fw {
filename = "lpddr4_pmu_train_1d_dmem.bin";
size = <0x4000>;
align-end = <4>;
type = "blob-ext";
};
ddr-2d-imem-fw {
filename = "lpddr4_pmu_train_2d_imem.bin";
size = <0x8000>;
align-end = <4>;
type = "blob-ext";
};
ddr-2d-dmem-fw {
filename = "lpddr4_pmu_train_2d_dmem.bin";
size = <0x4000>;
align-end = <4>;
type = "blob-ext";
};
};