mirror of
https://github.com/u-boot/u-boot.git
synced 2024-11-29 15:43:44 +08:00
sh: Add support for AP-SH4A-4A board
The AP-SH4A-4A board has SH7734, 64MB DDR2-SDRAM, USB, Ethernet, and more. This patch supports the following functions: - 64MB DDR2-SDRAM - 16MB NOR Flash memory - Serial console (SCIF) - Ethernet (SH-Ether with Gigabit) - I2C Signed-off-by: Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
This commit is contained in:
Nobuhiro Iwamatsu
Nobuhiro Iwamatsu
parent
4eb0b78e76
commit
bfc93fb47d
@ -1103,6 +1103,7 @@ Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
|
||||
SHMIN SH7706
|
||||
ECOVEC SH7724
|
||||
R0P7734 SH7734
|
||||
AP_SH4A_4A SH7734
|
||||
|
||||
Mark Jonas <mark.jonas@de.bosch.com>
|
||||
|
||||
|
||||
40
board/alphaproject/ap_sh4a_4a/Makefile
Normal file
40
board/alphaproject/ap_sh4a_4a/Makefile
Normal file
@ -0,0 +1,40 @@
|
||||
#
|
||||
# Copyright (C) 2012 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or
|
||||
# modify it under the terms of the GNU General Public License as
|
||||
# published by the Free Software Foundation; either version 2 of
|
||||
# the License, or (at your option) any later version.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
# You should have received a copy of the GNU General Public License
|
||||
# along with this program; if not, write to the Free Software
|
||||
# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||||
# MA 02111-1307 USA
|
||||
|
||||
include $(TOPDIR)/config.mk
|
||||
|
||||
LIB = $(obj)lib$(BOARD).o
|
||||
|
||||
COBJS := ap_sh4a_4a.o
|
||||
SOBJS := lowlevel_init.o
|
||||
|
||||
SRCS := $(SOBJS:.o=.S) $(COBJS:.o=.c)
|
||||
OBJS := $(addprefix $(obj),$(COBJS))
|
||||
SOBJS := $(addprefix $(obj),$(SOBJS))
|
||||
|
||||
$(LIB): $(obj).depend $(OBJS) $(SOBJS)
|
||||
$(call cmd_link_o_target, $(OBJS) $(SOBJS))
|
||||
|
||||
#########################################################################
|
||||
|
||||
# defines $(obj).depend target
|
||||
include $(SRCTREE)/rules.mk
|
||||
|
||||
sinclude $(obj).depend
|
||||
|
||||
#########################################################################
|
||||
195
board/alphaproject/ap_sh4a_4a/ap_sh4a_4a.c
Normal file
195
board/alphaproject/ap_sh4a_4a/ap_sh4a_4a.c
Normal file
@ -0,0 +1,195 @@
|
||||
/*
|
||||
* Copyright (C) 2012 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
|
||||
* Copyright (C) 2012 Renesas Solutions Corp.
|
||||
*
|
||||
* See file CREDITS for list of people who contributed to this
|
||||
* project.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU General Public License as
|
||||
* published by the Free Software Foundation; either version 2 of
|
||||
* the License, or (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <asm/io.h>
|
||||
#include <asm/processor.h>
|
||||
#include <netdev.h>
|
||||
#include <i2c.h>
|
||||
|
||||
DECLARE_GLOBAL_DATA_PTR;
|
||||
|
||||
#define MODEMR (0xFFCC0020)
|
||||
#define MODEMR_MASK (0x6)
|
||||
#define MODEMR_533MHZ (0x2)
|
||||
|
||||
int checkboard(void)
|
||||
{
|
||||
u32 r = readl(MODEMR);
|
||||
if ((r & MODEMR_MASK) & MODEMR_533MHZ)
|
||||
puts("CPU Clock: 533MHz\n");
|
||||
else
|
||||
puts("CPU Clock: 400MHz\n");
|
||||
|
||||
puts("BOARD: Alpha Project. AP-SH4A-4A\n");
|
||||
return 0;
|
||||
}
|
||||
|
||||
#define MSTPSR1 (0xFFC80044)
|
||||
#define MSTPCR1 (0xFFC80034)
|
||||
#define MSTPSR1_GETHER (1 << 14)
|
||||
|
||||
/* IPSR3 */
|
||||
#define ET0_ETXD0 (0x4 << 3)
|
||||
#define ET0_GTX_CLK_A (0x4 << 6)
|
||||
#define ET0_ETXD1_A (0x4 << 9)
|
||||
#define ET0_ETXD2_A (0x4 << 12)
|
||||
#define ET0_ETXD3_A (0x4 << 15)
|
||||
#define ET0_ETXD4 (0x3 < 18)
|
||||
#define ET0_ETXD5_A (0x5 << 21)
|
||||
#define ET0_ETXD6_A (0x5 << 24)
|
||||
#define ET0_ETXD7 (0x4 << 27)
|
||||
#define IPSR3_ETH_ENABLE \
|
||||
(ET0_ETXD0 | ET0_GTX_CLK_A | ET0_ETXD1_A | ET0_ETXD2_A | \
|
||||
ET0_ETXD3_A | ET0_ETXD4 | ET0_ETXD5_A | ET0_ETXD6_A | ET0_ETXD7)
|
||||
|
||||
/* IPSR4 */
|
||||
#define ET0_ERXD7 (0x4)
|
||||
#define ET0_RX_DV (0x4 << 3)
|
||||
#define ET0_RX_ER (0x4 << 6)
|
||||
#define ET0_CRS (0x4 << 9)
|
||||
#define ET0_COL (0x4 << 12)
|
||||
#define ET0_MDC (0x4 << 15)
|
||||
#define ET0_MDIO_A (0x3 << 18)
|
||||
#define ET0_LINK_A (0x3 << 20)
|
||||
#define ET0_PHY_INT_A (0x3 << 24)
|
||||
|
||||
#define IPSR4_ETH_ENABLE \
|
||||
(ET0_ERXD7 | ET0_RX_DV | ET0_RX_ER | ET0_CRS | ET0_COL | \
|
||||
ET0_MDC | ET0_MDIO_A | ET0_LINK_A | ET0_PHY_INT_A)
|
||||
|
||||
/* IPSR8 */
|
||||
#define ET0_ERXD0 (0x4 << 20)
|
||||
#define ET0_ERXD1 (0x4 << 23)
|
||||
#define ET0_ERXD2_A (0x3 << 26)
|
||||
#define ET0_ERXD3_A (0x3 << 28)
|
||||
#define IPSR8_ETH_ENABLE \
|
||||
(ET0_ERXD0 | ET0_ERXD1 | ET0_ERXD2_A | ET0_ERXD3_A)
|
||||
|
||||
/* IPSR10 */
|
||||
#define RX4_D (0x1 << 22)
|
||||
#define TX4_D (0x1 << 23)
|
||||
#define IPSR10_SCIF_ENABLE (RX4_D | TX4_D)
|
||||
|
||||
/* IPSR11 */
|
||||
#define ET0_ERXD4 (0x4 << 4)
|
||||
#define ET0_ERXD5 (0x4 << 7)
|
||||
#define ET0_ERXD6 (0x4 << 4)
|
||||
#define ET0_TX_EN (0x2 << 19)
|
||||
#define ET0_TX_ER (0x2 << 21)
|
||||
#define ET0_TX_CLK_A (0x4 << 23)
|
||||
#define ET0_RX_CLK_A (0x3 << 26)
|
||||
#define IPSR11_ETH_ENABLE \
|
||||
(ET0_ERXD4 | ET0_ERXD5 | ET0_ERXD6 | ET0_TX_EN | ET0_TX_ER | \
|
||||
ET0_TX_CLK_A | ET0_RX_CLK_A)
|
||||
|
||||
#define GPSR1_INIT (0xFFBF7FFF)
|
||||
#define GPSR2_INIT (0x4005FEFF)
|
||||
#define GPSR3_INIT (0x2EFFFFFF)
|
||||
#define GPSR4_INIT (0xC7000000)
|
||||
|
||||
int board_init(void)
|
||||
{
|
||||
u32 data;
|
||||
|
||||
/* Set IPSR register */
|
||||
data = readl(IPSR3);
|
||||
data |= IPSR3_ETH_ENABLE;
|
||||
writel(~data, PMMR);
|
||||
writel(data, IPSR3);
|
||||
|
||||
data = readl(IPSR4);
|
||||
data |= IPSR4_ETH_ENABLE;
|
||||
writel(~data, PMMR);
|
||||
writel(data, IPSR4);
|
||||
|
||||
data = readl(IPSR8);
|
||||
data |= IPSR8_ETH_ENABLE;
|
||||
writel(~data, PMMR);
|
||||
writel(data, IPSR8);
|
||||
|
||||
data = readl(IPSR10);
|
||||
data |= IPSR10_SCIF_ENABLE;
|
||||
writel(~data, PMMR);
|
||||
writel(data, IPSR10);
|
||||
|
||||
data = readl(IPSR11);
|
||||
data |= IPSR11_ETH_ENABLE;
|
||||
writel(~data, PMMR);
|
||||
writel(data, IPSR11);
|
||||
|
||||
/* GPIO select */
|
||||
data = GPSR1_INIT;
|
||||
writel(~data, PMMR);
|
||||
writel(data, GPSR1);
|
||||
|
||||
data = GPSR2_INIT;
|
||||
writel(~data, PMMR);
|
||||
writel(data, GPSR2);
|
||||
|
||||
data = GPSR3_INIT;
|
||||
writel(~data, PMMR);
|
||||
writel(data, GPSR3);
|
||||
|
||||
data = GPSR4_INIT;
|
||||
writel(~data, PMMR);
|
||||
writel(data, GPSR4);
|
||||
|
||||
data = 0x0;
|
||||
writel(~data, PMMR);
|
||||
writel(data, GPSR5);
|
||||
|
||||
/* mode select */
|
||||
data = MODESEL2_INIT;
|
||||
writel(~data, PMMR);
|
||||
writel(data, MODESEL2);
|
||||
|
||||
#if defined(CONFIG_SH_ETHER)
|
||||
u32 r = readl(MSTPSR1);
|
||||
if (r & MSTPSR1_GETHER)
|
||||
writel((r & ~MSTPSR1_GETHER), MSTPCR1);
|
||||
#endif
|
||||
return 0;
|
||||
}
|
||||
|
||||
int board_late_init(void)
|
||||
{
|
||||
u8 mac[6];
|
||||
|
||||
/* Read Mac Address and set*/
|
||||
i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
|
||||
i2c_set_bus_num(CONFIG_SYS_I2C_MODULE);
|
||||
|
||||
/* Read MAC address */
|
||||
i2c_read(0x50, 0x0, 0, mac, 6);
|
||||
|
||||
if (is_valid_ether_addr(mac))
|
||||
eth_setenv_enetaddr("ethaddr", mac);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int dram_init(void)
|
||||
{
|
||||
gd->bd->bi_memstart = CONFIG_SYS_SDRAM_BASE;
|
||||
gd->bd->bi_memsize = CONFIG_SYS_SDRAM_SIZE;
|
||||
printf("DRAM: %dMB\n", CONFIG_SYS_SDRAM_SIZE / (1024 * 1024));
|
||||
|
||||
return 0;
|
||||
}
|
||||
459
board/alphaproject/ap_sh4a_4a/lowlevel_init.S
Normal file
459
board/alphaproject/ap_sh4a_4a/lowlevel_init.S
Normal file
@ -0,0 +1,459 @@
|
||||
/*
|
||||
* Copyright (C) 2011, 2012 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
|
||||
* Copyright (C) 2011, 2012 Renesas Solutions Corp.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU General Public License as
|
||||
* published by the Free Software Foundation; either version 2 of
|
||||
* the License, or (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
*/
|
||||
#include <config.h>
|
||||
#include <version.h>
|
||||
#include <asm/processor.h>
|
||||
#include <asm/macro.h>
|
||||
|
||||
#include <asm/processor.h>
|
||||
|
||||
.global lowlevel_init
|
||||
|
||||
.text
|
||||
.align 2
|
||||
|
||||
lowlevel_init:
|
||||
|
||||
/* WDT */
|
||||
write32 WDTCSR_A, WDTCSR_D
|
||||
|
||||
/* MMU */
|
||||
write32 MMUCR_A, MMUCR_D
|
||||
|
||||
write32 FRQCR2_A, FRQCR2_D
|
||||
write32 FRQCR0_A, FRQCR0_D
|
||||
|
||||
write32 CS0CTRL_A, CS0CTRL_D
|
||||
write32 CS1CTRL_A, CS1CTRL_D
|
||||
write32 CS0CTRL2_A, CS0CTRL2_D
|
||||
|
||||
write32 CSPWCR0_A, CSPWCR0_D
|
||||
write32 CSPWCR1_A, CSPWCR1_D
|
||||
write32 CS1GDST_A, CS1GDST_D
|
||||
|
||||
# clock mode check
|
||||
mov.l MODEMR, r1
|
||||
mov.l @r1, r0
|
||||
and #6, r0 /* Check 1 and 2 bit.*/
|
||||
cmp/eq #2, r0 /* 0x02 is 533Mhz mode */
|
||||
bt init_lbsc_533
|
||||
|
||||
init_lbsc_400:
|
||||
|
||||
write32 CSWCR0_A, CSWCR0_D_400
|
||||
write32 CSWCR1_A, CSWCR1_D
|
||||
|
||||
bra init_dbsc3_400_pad
|
||||
nop
|
||||
|
||||
.align 2
|
||||
|
||||
MODEMR: .long 0xFFCC0020
|
||||
WDTCSR_A: .long 0xFFCC0004
|
||||
WDTCSR_D: .long 0xA5000000
|
||||
MMUCR_A: .long 0xFF000010
|
||||
MMUCR_D: .long 0x00000004
|
||||
|
||||
FRQCR2_A: .long 0xFFC80008
|
||||
FRQCR2_D: .long 0x00000000
|
||||
FRQCR0_A: .long 0xFFC80000
|
||||
FRQCR0_D: .long 0xCF000001
|
||||
|
||||
CS0CTRL_A: .long 0xFF800200
|
||||
CS0CTRL_D: .long 0x00000020
|
||||
CS1CTRL_A: .long 0xFF800204
|
||||
CS1CTRL_D: .long 0x00000020
|
||||
|
||||
CS0CTRL2_A: .long 0xFF800220
|
||||
CS0CTRL2_D: .long 0x00004000
|
||||
|
||||
CSPWCR0_A: .long 0xFF800280
|
||||
CSPWCR0_D: .long 0x00000000
|
||||
CSPWCR1_A: .long 0xFF800284
|
||||
CSPWCR1_D: .long 0x00000000
|
||||
CS1GDST_A: .long 0xFF8002C0
|
||||
CS1GDST_D: .long 0x00000011
|
||||
|
||||
init_lbsc_533:
|
||||
|
||||
write32 CSWCR0_A, CSWCR0_D_533
|
||||
write32 CSWCR1_A, CSWCR1_D
|
||||
|
||||
bra init_dbsc3_533_pad
|
||||
nop
|
||||
|
||||
.align 2
|
||||
|
||||
CSWCR0_A: .long 0xFF800230
|
||||
CSWCR0_D_533: .long 0x01120104
|
||||
CSWCR0_D_400: .long 0x02120114
|
||||
CSWCR1_A: .long 0xFF800234
|
||||
CSWCR1_D: .long 0x077F077F
|
||||
|
||||
init_dbsc3_400_pad:
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D
|
||||
wait_timer WAIT_200US_400
|
||||
|
||||
write32 DBPDCNT0_A, DBPDCNT0_D_400
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D0
|
||||
write32 DBPDCNT1_A, DBPDCNT1_D
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D1
|
||||
wait_timer WAIT_32MCLK
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D2
|
||||
wait_timer WAIT_100US_400
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D3
|
||||
wait_timer WAIT_16MCLK
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D4
|
||||
wait_timer WAIT_200US_400
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D5
|
||||
wait_timer WAIT_1MCLK
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D6
|
||||
wait_timer WAIT_10KMCLK
|
||||
|
||||
bra init_dbsc3_ctrl_400
|
||||
nop
|
||||
|
||||
.align 2
|
||||
|
||||
init_dbsc3_533_pad:
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D
|
||||
wait_timer WAIT_200US_533
|
||||
|
||||
write32 DBPDCNT0_A, DBPDCNT0_D_533
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D0
|
||||
write32 DBPDCNT1_A, DBPDCNT1_D
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D1
|
||||
wait_timer WAIT_32MCLK
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D2
|
||||
wait_timer WAIT_100US_533
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D3
|
||||
wait_timer WAIT_16MCLK
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D4
|
||||
wait_timer WAIT_200US_533
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D5
|
||||
wait_timer WAIT_1MCLK
|
||||
|
||||
write32 DBPDCNT3_A, DBPDCNT3_D6
|
||||
wait_timer WAIT_10KMCLK
|
||||
|
||||
bra init_dbsc3_ctrl_533
|
||||
nop
|
||||
|
||||
.align 2
|
||||
|
||||
WAIT_200US_400: .long 40000
|
||||
WAIT_200US_533: .long 53300
|
||||
WAIT_100US_400: .long 20000
|
||||
WAIT_100US_533: .long 26650
|
||||
WAIT_32MCLK: .long 32
|
||||
WAIT_16MCLK: .long 16
|
||||
WAIT_1MCLK: .long 1
|
||||
WAIT_10KMCLK: .long 10000
|
||||
|
||||
DBPDCNT0_A: .long 0xFE800200
|
||||
DBPDCNT0_D_533: .long 0x00010245
|
||||
DBPDCNT0_D_400: .long 0x00010235
|
||||
DBPDCNT1_A: .long 0xFE800204
|
||||
DBPDCNT1_D: .long 0x00000014
|
||||
DBPDCNT3_A: .long 0xFE80020C
|
||||
DBPDCNT3_D: .long 0x80000000
|
||||
DBPDCNT3_D0: .long 0x800F0000
|
||||
DBPDCNT3_D1: .long 0x800F1000
|
||||
DBPDCNT3_D2: .long 0x820F1000
|
||||
DBPDCNT3_D3: .long 0x860F1000
|
||||
DBPDCNT3_D4: .long 0x870F1000
|
||||
DBPDCNT3_D5: .long 0x870F3000
|
||||
DBPDCNT3_D6: .long 0x870F7000
|
||||
|
||||
init_dbsc3_ctrl_400:
|
||||
|
||||
write32 DBKIND_A, DBKIND_D
|
||||
write32 DBCONF_A, DBCONF_D
|
||||
|
||||
write32 DBTR0_A, DBTR0_D_400
|
||||
write32 DBTR1_A, DBTR1_D_400
|
||||
write32 DBTR2_A, DBTR2_D
|
||||
write32 DBTR3_A, DBTR3_D_400
|
||||
write32 DBTR4_A, DBTR4_D_400
|
||||
write32 DBTR5_A, DBTR5_D_400
|
||||
write32 DBTR6_A, DBTR6_D_400
|
||||
write32 DBTR7_A, DBTR7_D
|
||||
write32 DBTR8_A, DBTR8_D_400
|
||||
write32 DBTR9_A, DBTR9_D
|
||||
write32 DBTR10_A, DBTR10_D_400
|
||||
write32 DBTR11_A, DBTR11_D
|
||||
write32 DBTR12_A, DBTR12_D_400
|
||||
write32 DBTR13_A, DBTR13_D_400
|
||||
write32 DBTR14_A, DBTR14_D
|
||||
write32 DBTR15_A, DBTR15_D
|
||||
write32 DBTR16_A, DBTR16_D_400
|
||||
write32 DBTR17_A, DBTR17_D_400
|
||||
write32 DBTR18_A, DBTR18_D_400
|
||||
|
||||
write32 DBBL_A, DBBL_D
|
||||
write32 DBRNK0_A, DBRNK0_D
|
||||
|
||||
write32 DBCMD_A, DBCMD_D0_400
|
||||
write32 DBCMD_A, DBCMD_D1
|
||||
write32 DBCMD_A, DBCMD_D2
|
||||
write32 DBCMD_A, DBCMD_D3
|
||||
write32 DBCMD_A, DBCMD_D4
|
||||
write32 DBCMD_A, DBCMD_D5_400
|
||||
write32 DBCMD_A, DBCMD_D6
|
||||
write32 DBCMD_A, DBCMD_D7
|
||||
write32 DBCMD_A, DBCMD_D8
|
||||
write32 DBCMD_A, DBCMD_D9_400
|
||||
write32 DBCMD_A, DBCMD_D10
|
||||
write32 DBCMD_A, DBCMD_D11
|
||||
write32 DBCMD_A, DBCMD_D12
|
||||
|
||||
write32 DBRFCNF0_A, DBRFCNF0_D
|
||||
write32 DBRFCNF1_A, DBRFCNF1_D_400
|
||||
write32 DBRFCNF2_A, DBRFCNF2_D
|
||||
write32 DBRFEN_A, DBRFEN_D
|
||||
write32 DBACEN_A, DBACEN_D
|
||||
write32 DBACEN_A, DBACEN_D
|
||||
|
||||
/* Dummy read */
|
||||
mov.l DBWAIT_A, r1
|
||||
synco
|
||||
mov.l @r1, r0
|
||||
synco
|
||||
|
||||
/* Dummy read */
|
||||
mov.l SDRAM_A, r1
|
||||
synco
|
||||
mov.l @r1, r0
|
||||
synco
|
||||
|
||||
/* need sleep 186A0 */
|
||||
|
||||
bra finish_init_sh7734
|
||||
nop
|
||||
|
||||
.align 2
|
||||
|
||||
init_dbsc3_ctrl_533:
|
||||
|
||||
write32 DBKIND_A, DBKIND_D
|
||||
write32 DBCONF_A, DBCONF_D
|
||||
|
||||
write32 DBTR0_A, DBTR0_D_533
|
||||
write32 DBTR1_A, DBTR1_D_533
|
||||
write32 DBTR2_A, DBTR2_D
|
||||
write32 DBTR3_A, DBTR3_D_533
|
||||
write32 DBTR4_A, DBTR4_D_533
|
||||
write32 DBTR5_A, DBTR5_D_533
|
||||
write32 DBTR6_A, DBTR6_D_533
|
||||
write32 DBTR7_A, DBTR7_D
|
||||
write32 DBTR8_A, DBTR8_D_533
|
||||
write32 DBTR9_A, DBTR9_D
|
||||
write32 DBTR10_A, DBTR10_D_533
|
||||
write32 DBTR11_A, DBTR11_D
|
||||
write32 DBTR12_A, DBTR12_D_533
|
||||
write32 DBTR13_A, DBTR13_D_533
|
||||
write32 DBTR14_A, DBTR14_D
|
||||
write32 DBTR15_A, DBTR15_D
|
||||
write32 DBTR16_A, DBTR16_D_533
|
||||
write32 DBTR17_A, DBTR17_D_533
|
||||
write32 DBTR18_A, DBTR18_D_533
|
||||
|
||||
write32 DBBL_A, DBBL_D
|
||||
write32 DBRNK0_A, DBRNK0_D
|
||||
|
||||
write32 DBCMD_A, DBCMD_D0_533
|
||||
write32 DBCMD_A, DBCMD_D1
|
||||
write32 DBCMD_A, DBCMD_D2
|
||||
write32 DBCMD_A, DBCMD_D3
|
||||
write32 DBCMD_A, DBCMD_D4
|
||||
write32 DBCMD_A, DBCMD_D5_533
|
||||
write32 DBCMD_A, DBCMD_D6
|
||||
write32 DBCMD_A, DBCMD_D7
|
||||
write32 DBCMD_A, DBCMD_D8
|
||||
write32 DBCMD_A, DBCMD_D9_533
|
||||
write32 DBCMD_A, DBCMD_D10
|
||||
write32 DBCMD_A, DBCMD_D11
|
||||
write32 DBCMD_A, DBCMD_D12
|
||||
|
||||
write32 DBRFCNF0_A, DBRFCNF0_D
|
||||
write32 DBRFCNF1_A, DBRFCNF1_D_533
|
||||
write32 DBRFCNF2_A, DBRFCNF2_D
|
||||
write32 DBRFEN_A, DBRFEN_D
|
||||
write32 DBACEN_A, DBACEN_D
|
||||
write32 DBACEN_A, DBACEN_D
|
||||
|
||||
/* Dummy read */
|
||||
mov.l DBWAIT_A, r1
|
||||
synco
|
||||
mov.l @r1, r0
|
||||
synco
|
||||
|
||||
/* Dummy read */
|
||||
mov.l SDRAM_A, r1
|
||||
synco
|
||||
mov.l @r1, r0
|
||||
synco
|
||||
|
||||
/* need sleep 186A0 */
|
||||
|
||||
bra finish_init_sh7734
|
||||
nop
|
||||
|
||||
.align 2
|
||||
|
||||
DBKIND_A: .long 0xFE800020
|
||||
DBKIND_D: .long 0x00000005
|
||||
DBCONF_A: .long 0xFE800024
|
||||
DBCONF_D: .long 0x0D020901
|
||||
|
||||
DBTR0_A: .long 0xFE800040
|
||||
DBTR0_D_533:.long 0x00000004
|
||||
DBTR0_D_400:.long 0x00000003
|
||||
DBTR1_A: .long 0xFE800044
|
||||
DBTR1_D_533:.long 0x00000003
|
||||
DBTR1_D_400:.long 0x00000002
|
||||
DBTR2_A: .long 0xFE800048
|
||||
DBTR2_D: .long 0x00000000
|
||||
DBTR3_A: .long 0xFE800050
|
||||
DBTR3_D_533:.long 0x00000004
|
||||
DBTR3_D_400:.long 0x00000003
|
||||
|
||||
DBTR4_A: .long 0xFE800054
|
||||
DBTR4_D_533:.long 0x00050004
|
||||
DBTR4_D_400:.long 0x00050003
|
||||
|
||||
DBTR5_A: .long 0xFE800058
|
||||
DBTR5_D_533:.long 0x0000000F
|
||||
DBTR5_D_400:.long 0x0000000B
|
||||
|
||||
DBTR6_A: .long 0xFE80005C
|
||||
DBTR6_D_533:.long 0x0000000B
|
||||
DBTR6_D_400:.long 0x00000008
|
||||
|
||||
DBTR7_A: .long 0xFE800060
|
||||
DBTR7_D: .long 0x00000002
|
||||
|
||||
DBTR8_A: .long 0xFE800064
|
||||
DBTR8_D_533:.long 0x0000000D
|
||||
DBTR8_D_400:.long 0x0000000A
|
||||
|
||||
DBTR9_A: .long 0xFE800068
|
||||
DBTR9_D: .long 0x00000002
|
||||
|
||||
DBTR10_A: .long 0xFE80006C
|
||||
DBTR10_D_533:.long 0x00000004
|
||||
DBTR10_D_400:.long 0x00000003
|
||||
|
||||
DBTR11_A: .long 0xFE800070
|
||||
DBTR11_D: .long 0x00000008
|
||||
|
||||
DBTR12_A: .long 0xFE800074
|
||||
DBTR12_D_533:.long 0x00000009
|
||||
DBTR12_D_400:.long 0x00000008
|
||||
|
||||
DBTR13_A: .long 0xFE800078
|
||||
DBTR13_D_533:.long 0x00000022
|
||||
DBTR13_D_400:.long 0x0000001A
|
||||
|
||||
DBTR14_A: .long 0xFE80007C
|
||||
DBTR14_D: .long 0x00070002
|
||||
|
||||
DBTR15_A: .long 0xFE800080
|
||||
DBTR15_D: .long 0x00000003
|
||||
|
||||
DBTR16_A: .long 0xFE800084
|
||||
DBTR16_D_533:.long 0x120A1001
|
||||
DBTR16_D_400:.long 0x12091001
|
||||
|
||||
DBTR17_A: .long 0xFE800088
|
||||
DBTR17_D_533:.long 0x00040000
|
||||
DBTR17_D_400:.long 0x00030000
|
||||
|
||||
DBTR18_A: .long 0xFE80008C
|
||||
DBTR18_D_533:.long 0x02010200
|
||||
DBTR18_D_400:.long 0x02000207
|
||||
|
||||
DBBL_A: .long 0xFE8000B0
|
||||
DBBL_D: .long 0x00000000
|
||||
|
||||
DBRNK0_A: .long 0xFE800100
|
||||
DBRNK0_D: .long 0x00000001
|
||||
|
||||
DBCMD_A: .long 0xFE800018
|
||||
DBCMD_D0_533: .long 0x1100006B
|
||||
DBCMD_D0_400: .long 0x11000050
|
||||
DBCMD_D1: .long 0x0B000000
|
||||
DBCMD_D2: .long 0x2A004000
|
||||
DBCMD_D3: .long 0x2B006000
|
||||
DBCMD_D4: .long 0x29002044
|
||||
DBCMD_D5_533: .long 0x28000743
|
||||
DBCMD_D5_400: .long 0x28000533
|
||||
DBCMD_D6: .long 0x0B000000
|
||||
DBCMD_D7: .long 0x0C000000
|
||||
DBCMD_D8: .long 0x0C000000
|
||||
DBCMD_D9_533: .long 0x28000643
|
||||
DBCMD_D9_400: .long 0x28000433
|
||||
DBCMD_D10: .long 0x000000C8
|
||||
DBCMD_D11: .long 0x290023C4
|
||||
DBCMD_D12: .long 0x29002004
|
||||
|
||||
DBRFCNF0_A: .long 0xFE8000E0
|
||||
DBRFCNF0_D: .long 0x000001FF
|
||||
DBRFCNF1_A: .long 0xFE8000E4
|
||||
DBRFCNF1_D_533: .long 0x00000805
|
||||
DBRFCNF1_D_400: .long 0x00000618
|
||||
|
||||
DBRFCNF2_A: .long 0xFE8000E8
|
||||
DBRFCNF2_D: .long 0x00000000
|
||||
|
||||
DBRFEN_A: .long 0xFE800014
|
||||
DBRFEN_D: .long 0x00000001
|
||||
|
||||
DBACEN_A: .long 0xFE800010
|
||||
DBACEN_D: .long 0x00000001
|
||||
|
||||
DBWAIT_A: .long 0xFE80001C
|
||||
SDRAM_A: .long 0x0C000000
|
||||
|
||||
finish_init_sh7734:
|
||||
write32 CCR_A, CCR_D
|
||||
|
||||
stc sr, r0
|
||||
mov.l SR_MASK_D, r1
|
||||
and r1, r0
|
||||
ldc r0, sr
|
||||
|
||||
rts
|
||||
nop
|
||||
|
||||
.align 2
|
||||
|
||||
CCR_A: .long 0xFF00001C
|
||||
CCR_D: .long 0x0000090B
|
||||
SR_MASK_D: .long 0xEFFFFF0F
|
||||
@ -1029,6 +1029,7 @@ sh7763rdp sh sh4 sh7763rdp renesas
|
||||
sh7785lcr sh sh4 sh7785lcr renesas -
|
||||
sh7785lcr_32bit sh sh4 sh7785lcr renesas - sh7785lcr:SH_32BIT=1
|
||||
r0p7734 sh sh4 r0p7734 renesas -
|
||||
ap_sh4a_4a sh sh4 ap_sh4a_4a alphaproject -
|
||||
grsim_leon2 sparc leon2 - gaisler
|
||||
gr_cpci_ax2000 sparc leon3 - gaisler
|
||||
gr_ep2s60 sparc leon3 - gaisler
|
||||
|
||||
176
include/configs/ap_sh4a_4a.h
Normal file
176
include/configs/ap_sh4a_4a.h
Normal file
@ -0,0 +1,176 @@
|
||||
/*
|
||||
* Configuation settings for the Alpha Project AP-SH4A-4A board
|
||||
*
|
||||
* Copyright (C) 2012 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
|
||||
*
|
||||
* See file CREDITS for list of people who contributed to this
|
||||
* project.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU General Public License as
|
||||
* published by the Free Software Foundation; either version 2 of
|
||||
* the License, or (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
*/
|
||||
|
||||
#ifndef __AP_SH4A_4A_H
|
||||
#define __AP_SH4A_4A_H
|
||||
|
||||
#undef DEBUG
|
||||
#define CONFIG_SH 1
|
||||
#define CONFIG_SH4 1
|
||||
#define CONFIG_SH4A 1
|
||||
#define CONFIG_CPU_SH7734 1
|
||||
#define CONFIG_AP_SH4A_4A 1
|
||||
#define CONFIG_400MHZ_MODE 1
|
||||
/* #define CONFIG_533MHZ_MODE 1 */
|
||||
|
||||
#define CONFIG_BOARD_LATE_INIT
|
||||
#define CONFIG_SYS_TEXT_BASE 0x8BFC0000
|
||||
|
||||
#define CONFIG_CMD_FLASH
|
||||
#define CONFIG_CMD_MEMORY
|
||||
#define CONFIG_CMD_NET
|
||||
#define CONFIG_CMD_PING
|
||||
#define CONFIG_CMD_MII
|
||||
#define CONFIG_CMD_NFS
|
||||
#define CONFIG_CMD_SDRAM
|
||||
#define CONFIG_CMD_ENV
|
||||
#define CONFIG_CMD_SAVEENV
|
||||
|
||||
#define CONFIG_BAUDRATE 115200
|
||||
#define CONFIG_BOOTDELAY 3
|
||||
#define CONFIG_BOOTARGS "console=ttySC4,115200"
|
||||
|
||||
#define CONFIG_VERSION_VARIABLE
|
||||
#undef CONFIG_SHOW_BOOT_PROGRESS
|
||||
|
||||
/* Ether */
|
||||
#define CONFIG_SH_ETHER 1
|
||||
#define CONFIG_SH_ETHER_USE_PORT (0)
|
||||
#define CONFIG_SH_ETHER_PHY_ADDR (0x0)
|
||||
#define CONFIG_SH_ETHER_PHY_MODE (PHY_INTERFACE_MODE_GMII)
|
||||
#define CONFIG_SH_ETHER_SH7734_MII (0x02) /* GMII */
|
||||
#define CONFIG_PHYLIB
|
||||
#define CONFIG_PHY_MICREL 1
|
||||
#define CONFIG_BITBANGMII
|
||||
#define CONFIG_BITBANGMII_MULTI
|
||||
|
||||
/* I2C */
|
||||
#define CONFIG_CMD_I2C
|
||||
#define CONFIG_SH_SH7734_I2C 1
|
||||
#define CONFIG_HARD_I2C 1
|
||||
#define CONFIG_I2C_MULTI_BUS 1
|
||||
#define CONFIG_SYS_MAX_I2C_BUS 2
|
||||
#define CONFIG_SYS_I2C_MODULE 0
|
||||
#define CONFIG_SYS_I2C_SPEED 400000 /* 400 kHz */
|
||||
#define CONFIG_SYS_I2C_SLAVE 0x50
|
||||
#define CONFIG_SH_I2C_DATA_HIGH 4
|
||||
#define CONFIG_SH_I2C_DATA_LOW 5
|
||||
#define CONFIG_SH_I2C_CLOCK 500000000
|
||||
#define CONFIG_SH_I2C_BASE0 0xFFC70000
|
||||
#define CONFIG_SH_I2C_BASE1 0xFFC71000
|
||||
|
||||
/* undef to save memory */
|
||||
#define CONFIG_SYS_LONGHELP
|
||||
/* Monitor Command Prompt */
|
||||
#define CONFIG_SYS_PROMPT "=> "
|
||||
/* Buffer size for input from the Console */
|
||||
#define CONFIG_SYS_CBSIZE 256
|
||||
/* Buffer size for Console output */
|
||||
#define CONFIG_SYS_PBSIZE 256
|
||||
/* max args accepted for monitor commands */
|
||||
#define CONFIG_SYS_MAXARGS 16
|
||||
/* Buffer size for Boot Arguments passed to kernel */
|
||||
#define CONFIG_SYS_BARGSIZE 512
|
||||
/* List of legal baudrate settings for this board */
|
||||
#define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
|
||||
|
||||
/* SCIF */
|
||||
#define CONFIG_SCIF_CONSOLE 1
|
||||
#define CONFIG_SCIF 1
|
||||
#define CONFIG_CONS_SCIF4 1
|
||||
|
||||
/* Suppress display of console information at boot */
|
||||
#undef CONFIG_SYS_CONSOLE_INFO_QUIET
|
||||
#undef CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
|
||||
#undef CONFIG_SYS_CONSOLE_ENV_OVERWRITE
|
||||
|
||||
/* SDRAM */
|
||||
#define CONFIG_SYS_SDRAM_BASE (0x88000000)
|
||||
#define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024)
|
||||
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 16 * 1024 * 1024)
|
||||
|
||||
#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE)
|
||||
#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + CONFIG_SYS_SDRAM_SIZE)
|
||||
/* Enable alternate, more extensive, memory test */
|
||||
#undef CONFIG_SYS_ALT_MEMTEST
|
||||
/* Scratch address used by the alternate memory test */
|
||||
#undef CONFIG_SYS_MEMTEST_SCRATCH
|
||||
|
||||
/* Enable temporary baudrate change while serial download */
|
||||
#undef CONFIG_SYS_LOADS_BAUD_CHANGE
|
||||
|
||||
/* FLASH */
|
||||
#define CONFIG_FLASH_CFI_DRIVER 1
|
||||
#define CONFIG_SYS_FLASH_CFI
|
||||
#undef CONFIG_SYS_FLASH_QUIET_TEST
|
||||
#define CONFIG_SYS_FLASH_EMPTY_INFO
|
||||
#define CONFIG_SYS_FLASH_BASE (0xA0000000)
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 512
|
||||
|
||||
/* if you use all NOR Flash , you change dip-switch. Please see Manual. */
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
||||
#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
|
||||
|
||||
/* Timeout for Flash erase operations (in ms) */
|
||||
#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000)
|
||||
/* Timeout for Flash write operations (in ms) */
|
||||
#define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000)
|
||||
/* Timeout for Flash set sector lock bit operations (in ms) */
|
||||
#define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000)
|
||||
/* Timeout for Flash clear lock bit operations (in ms) */
|
||||
#define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000)
|
||||
|
||||
/*
|
||||
* Use hardware flash sectors protection instead
|
||||
* of U-Boot software protection
|
||||
*/
|
||||
#undef CONFIG_SYS_FLASH_PROTECTION
|
||||
#undef CONFIG_SYS_DIRECT_FLASH_TFTP
|
||||
|
||||
/* Address of u-boot image in Flash (NOT run time address in SDRAM) ?!? */
|
||||
#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
|
||||
/* Monitor size */
|
||||
#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
|
||||
/* Size of DRAM reserved for malloc() use */
|
||||
#define CONFIG_SYS_MALLOC_LEN (256 * 1024)
|
||||
/* size in bytes reserved for initial data */
|
||||
#define CONFIG_SYS_GBL_DATA_SIZE (256)
|
||||
#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
|
||||
|
||||
/* ENV setting */
|
||||
#define CONFIG_ENV_IS_IN_FLASH
|
||||
#define CONFIG_ENV_OVERWRITE 1
|
||||
#define CONFIG_ENV_SECT_SIZE (128 * 1024)
|
||||
#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
|
||||
#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN)
|
||||
/* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */
|
||||
#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE)
|
||||
#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
|
||||
|
||||
/* Board Clock */
|
||||
#if defined(CONFIG_400MHZ_MODE)
|
||||
#define CONFIG_SYS_CLK_FREQ 50000000
|
||||
#else
|
||||
#define CONFIG_SYS_CLK_FREQ 44444444
|
||||
#endif
|
||||
#define CONFIG_SYS_TMU_CLK_DIV 4
|
||||
#define CONFIG_SYS_HZ 1000
|
||||
|
||||
#endif /* __AP_SH4A_4A_H */
|
||||
Loading…
Reference in New Issue
Block a user