mirror of
https://github.com/u-boot/u-boot.git
synced 2024-11-30 16:13:27 +08:00
arm: socfpga: fix comment about SPL memory layout
The comment about SPL memory layout for socfpga gen5 is outdated: the initial malloc memory is now at the end of the SRAM, gd is below it (see board_init_f_alloc_reserve). Signed-off-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com> Acked-by: Marek Vasut <marex@denx.de>
This commit is contained in:
parent
ac1ec53e26
commit
798baf7ca3
@ -236,9 +236,9 @@ unsigned int cm_get_qspi_controller_clk_hz(void);
|
||||
*
|
||||
* 0xFFFF_0000 ...... Start of SRAM
|
||||
* 0xFFFF_xxxx ...... Top of stack (grows down)
|
||||
* 0xFFFF_yyyy ...... Malloc area
|
||||
* 0xFFFF_zzzz ...... Global Data
|
||||
* 0xFFFF_FF00 ...... End of SRAM
|
||||
* 0xFFFF_yyyy ...... Global Data
|
||||
* 0xFFFF_zzzz ...... Malloc area
|
||||
* 0xFFFF_FFFF ...... End of SRAM
|
||||
*
|
||||
* SRAM Memory layout for Arria 10:
|
||||
* 0xFFE0_0000 ...... Start of SRAM (bottom)
|
||||
|
Loading…
Reference in New Issue
Block a user