mirror of
https://github.com/u-boot/u-boot.git
synced 2025-01-13 22:37:49 +08:00
ARM: tegra: pinmux: account for different drivegroup base registers
Tegra210 starts its drive group registers at a different offset from the APB MISC register block that other SoCs. Update the code to handle this. Signed-off-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Tom Warren <twarren@nvidia.com>
This commit is contained in:
parent
f2c60eed51
commit
790f7719e2
@ -313,6 +313,7 @@ enum pmux_func {
|
||||
PMUX_FUNC_COUNT,
|
||||
};
|
||||
|
||||
#define TEGRA_PMX_SOC_DRV_GROUP_BASE_REG 0x868
|
||||
#define TEGRA_PMX_SOC_HAS_IO_CLAMPING
|
||||
#define TEGRA_PMX_SOC_HAS_DRVGRPS
|
||||
#define TEGRA_PMX_GRPS_HAVE_LPMD
|
||||
|
@ -335,6 +335,7 @@ enum pmux_func {
|
||||
PMUX_FUNC_COUNT,
|
||||
};
|
||||
|
||||
#define TEGRA_PMX_SOC_DRV_GROUP_BASE_REG 0x868
|
||||
#define TEGRA_PMX_SOC_HAS_IO_CLAMPING
|
||||
#define TEGRA_PMX_SOC_HAS_DRVGRPS
|
||||
#define TEGRA_PMX_GRPS_HAVE_LPMD
|
||||
|
@ -233,6 +233,7 @@ enum pmux_func {
|
||||
PMUX_FUNC_COUNT,
|
||||
};
|
||||
|
||||
#define TEGRA_PMX_SOC_DRV_GROUP_BASE_REG 0x868
|
||||
#include <asm/arch-tegra/pinmux.h>
|
||||
|
||||
#endif /* _TEGRA20_PINMUX_H_ */
|
||||
|
@ -391,6 +391,7 @@ enum pmux_func {
|
||||
PMUX_FUNC_COUNT,
|
||||
};
|
||||
|
||||
#define TEGRA_PMX_SOC_DRV_GROUP_BASE_REG 0x868
|
||||
#define TEGRA_PMX_SOC_HAS_DRVGRPS
|
||||
#define TEGRA_PMX_GRPS_HAVE_LPMD
|
||||
#define TEGRA_PMX_GRPS_HAVE_SCHMT
|
||||
|
@ -99,7 +99,7 @@
|
||||
|
||||
#endif /* CONFIG_TEGRA20 */
|
||||
|
||||
#define DRV_REG(group) _R(0x868 + ((group) * 4))
|
||||
#define DRV_REG(group) _R(TEGRA_PMX_SOC_DRV_GROUP_BASE_REG + ((group) * 4))
|
||||
|
||||
/*
|
||||
* We could force arch-tegraNN/pinmux.h to define all of these. However,
|
||||
|
Loading…
Reference in New Issue
Block a user