mirror of
https://github.com/u-boot/u-boot.git
synced 2024-12-02 00:53:29 +08:00
global: Migrate CONFIG_USART_ID to CFG
Perform a simple rename of CONFIG_USART_ID to CFG_USART_ID Signed-off-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
parent
805482d187
commit
61693acbce
@ -73,7 +73,7 @@ static void atmel_serial_activate(atmel_usart3_t *usart)
|
||||
static void atmel_serial_setbrg(void)
|
||||
{
|
||||
atmel_serial_setbrg_internal((atmel_usart3_t *)CFG_USART_BASE,
|
||||
CONFIG_USART_ID, gd->baudrate);
|
||||
CFG_USART_ID, gd->baudrate);
|
||||
}
|
||||
|
||||
static int atmel_serial_init(void)
|
||||
|
@ -29,7 +29,7 @@
|
||||
|
||||
/* serial console */
|
||||
#define CFG_USART_BASE ATMEL_BASE_DBGU
|
||||
#define CONFIG_USART_ID ATMEL_ID_SYS
|
||||
#define CFG_USART_ID ATMEL_ID_SYS
|
||||
|
||||
/* SDRAM */
|
||||
#define CFG_SYS_SDRAM_BASE ATMEL_BASE_CS6
|
||||
|
@ -14,7 +14,7 @@
|
||||
#define CFG_SYS_AT91_MAIN_CLOCK 24000000 /* 24 MHz crystal */
|
||||
|
||||
#define CFG_USART_BASE ATMEL_BASE_DBGU
|
||||
#define CONFIG_USART_ID 0 /* ignored in arm */
|
||||
#define CFG_USART_ID 0 /* ignored in arm */
|
||||
|
||||
/* SDRAM */
|
||||
#define CFG_SYS_SDRAM_BASE 0x20000000
|
||||
|
@ -15,7 +15,7 @@
|
||||
#define CFG_SYS_AT91_MAIN_CLOCK 24000000 /* 24 MHz crystal */
|
||||
|
||||
#define CFG_USART_BASE ATMEL_BASE_DBGU
|
||||
#define CONFIG_USART_ID 0 /* ignored in arm */
|
||||
#define CFG_USART_ID 0 /* ignored in arm */
|
||||
|
||||
/*
|
||||
* define CONFIG_USB_EHCI_HCD to enable USB Hi-Speed (aka 2.0)
|
||||
|
@ -62,7 +62,7 @@
|
||||
|
||||
/* serial console */
|
||||
#define CFG_USART_BASE ATMEL_BASE_DBGU
|
||||
#define CONFIG_USART_ID ATMEL_ID_SYS
|
||||
#define CFG_USART_ID ATMEL_ID_SYS
|
||||
|
||||
/* DFU class support */
|
||||
#define DFU_MANIFEST_POLL_TIMEOUT 25000
|
||||
|
@ -35,7 +35,7 @@
|
||||
/* Misc CPU related */
|
||||
|
||||
#define CFG_USART_BASE ATMEL_BASE_DBGU
|
||||
#define CONFIG_USART_ID ATMEL_ID_SYS
|
||||
#define CFG_USART_ID ATMEL_ID_SYS
|
||||
|
||||
/*
|
||||
* SDRAM: 1 bank, min 32, max 128 MB
|
||||
|
@ -18,7 +18,7 @@
|
||||
|
||||
/* serial console */
|
||||
#define CFG_USART_BASE 0xfc00c000
|
||||
#define CONFIG_USART_ID 30
|
||||
#define CFG_USART_ID 30
|
||||
|
||||
/* Timer */
|
||||
#define CFG_SYS_TIMER_COUNTER 0xfc06863c
|
||||
|
Loading…
Reference in New Issue
Block a user