mirrors/u-boot
0
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2024-11-23 20:24:26 +08:00
Code Issues Packages Projects Releases Wiki Activity

scripts/config_whitelist.txt: Remove more referenced symbols

Browse Source 
Perform some deeper investigation on the remaining symbols listed in
this file and remove more.

Signed-off-by: Tom Rini <trini@konsulko.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
Tom Rini 2022-11-19 18:45:42 -05:00
parent 5bacad6462
commit 17f13e7119
2 changed files with 0 additions and 23 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
include/configs/P1010RDB.h
View File

@ -173,8 +173,6 @@ extern unsigned long get_sdram_size(void);
#define CFG_SYS_NAND_BASE_PHYS CFG_SYS_NAND_BASE
#endif
#define CONFIG_MTD_PARTITION
#define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \
| CSPR_PORT_SIZE_8 \
| CSPR_MSEL_NAND \

21
scripts/config_whitelist.txt
View File

@ -1,5 +1,4 @@
CONFIG_ARM_GIC_BASE_ADDRESS
CONFIG_AUTO_ZRELADDR
CONFIG_BOARDDIR
CONFIG_DFU_ALT
CONFIG_DFU_ALT_BOOT_EMMC
@ -8,7 +7,6 @@ CONFIG_DFU_ALT_SYSTEM
CONFIG_DFU_ENV_SETTINGS
CONFIG_DM9000_BASE
CONFIG_DM9000_BYTE_SWAPPED
CONFIG_DM9000_DEBUG
CONFIG_DM9000_NO_SROM
CONFIG_DM9000_USE_16BIT
CONFIG_DW_WDT_CLOCK_KHZ
@ -49,8 +47,6 @@ CONFIG_FSL_PMIC_MODE
CONFIG_FSL_SDHC_V2_3
CONFIG_FSL_SERDES1
CONFIG_FSL_SERDES2
CONFIG_FTRTC010_EXTCLK
CONFIG_FTRTC010_PCLK
CONFIG_GATEWAYIP
CONFIG_GMII
CONFIG_G_DNL_THOR_PRODUCT_NUM
@ -64,7 +60,6 @@ CONFIG_HW_ENV_SETTINGS
CONFIG_I2C_ENV_EEPROM_BUS
CONFIG_I2C_MULTI_BUS
CONFIG_I2C_MVTWSI
CONFIG_I2C_MVTWSI_BASE
CONFIG_I2C_MVTWSI_BASE0
CONFIG_I2C_MVTWSI_BASE1
CONFIG_I2C_RTC_ADDR
@ -136,12 +131,8 @@ CONFIG_MIU_2BIT_INTERLEAVED
CONFIG_MMC_DEFAULT_DEV
CONFIG_MMC_SUNXI_SLOT
CONFIG_MONITOR_IS_IN_RAM
CONFIG_MPC85XX_FEC
CONFIG_MPC85XX_FEC_NAME
CONFIG_MTD_NAND_VERIFY_WRITE
CONFIG_MTD_PARTITION
CONFIG_MVGBE_PORTS
CONFIG_MVS
CONFIG_MXC_GPT_HCLK
CONFIG_MXC_NAND_HWECC
CONFIG_MXC_NAND_IP_REGS_BASE
@ -150,15 +141,10 @@ CONFIG_MXC_UART_BASE
CONFIG_MXC_USB_FLAGS
CONFIG_MXC_USB_PORT
CONFIG_MXC_USB_PORTSC
CONFIG_MXS
CONFIG_NAND_6BYTES_OOB_FREE_10BYTES_ECC
CONFIG_NAND_CS_INIT
CONFIG_NAND_OMAP_GPMC_WSCFG
CONFIG_NAND_SECBOOT
CONFIG_NAND_SPL
CONFIG_NETDEV
CONFIG_NETMASK
CONFIG_NEVER_ASSERT_ODT_TO_CPU
CONFIG_NORBOOT
CONFIG_NUM_DSP_CPUS
CONFIG_ODROID_REV_AIN
@ -174,12 +160,10 @@ CONFIG_PHY_INTERFACE_MODE
CONFIG_PHY_IRAM_BASE
CONFIG_PL011_CLOCK
CONFIG_PL01x_PORTS
CONFIG_PM
CONFIG_PME_PLAT_CLK_DIV
CONFIG_POST
CONFIG_POSTBOOTMENU
CONFIG_POST_EXTERNAL_WORD_FUNCS
CONFIG_POST_SKIP_ENV_FLAGS
CONFIG_POWER_LTC3676_I2C_ADDR
CONFIG_POWER_PFUZE100_I2C_ADDR
CONFIG_POWER_PFUZE3000_I2C_ADDR
@ -204,7 +188,6 @@ CONFIG_SCIF_A
CONFIG_SCSI_DEV_LIST
CONFIG_SC_TIMER_CLK
CONFIG_SERIAL_BOOT
CONFIG_SERIAL_SOFTWARE_FIFO
CONFIG_SERVERIP
CONFIG_SETUP_INITRD_TAG
CONFIG_SET_DFU_ALT_BUF_LEN
@ -213,14 +196,12 @@ CONFIG_SH_ETHER_CACHE_INVALIDATE
CONFIG_SH_ETHER_CACHE_WRITEBACK
CONFIG_SH_ETHER_PHY_ADDR
CONFIG_SH_ETHER_PHY_MODE
CONFIG_SH_ETHER_SH7734_MII
CONFIG_SH_ETHER_USE_PORT
CONFIG_SH_QSPI_BASE
CONFIG_SLIC
CONFIG_SMDK5420
CONFIG_SMP_PEN_ADDR
CONFIG_SOCRATES
CONFIG_SOFT_I2C_READ_REPEATED_START
CONFIG_SPI_ADDR
CONFIG_SPI_BOOTING
CONFIG_SPI_FLASH_QUAD
@ -244,7 +225,6 @@ CONFIG_TESTPIN_MASK
CONFIG_TESTPIN_REG
CONFIG_THOR_RESET_OFF
CONFIG_TPM_TIS_BASE_ADDRESS
CONFIG_TSEC
CONFIG_TSEC1
CONFIG_TSEC1_NAME
CONFIG_TSEC2
@ -262,7 +242,6 @@ CONFIG_UBOOTPATH
CONFIG_UBOOT_SECTOR_COUNT
CONFIG_UBOOT_SECTOR_START
CONFIG_UEC_ETH
CONFIG_UEC_ETH2
CONFIG_USART_BASE
CONFIG_USART_ID
CONFIG_USBD_HS