2021-06-02 16:13:46 +08:00
|
|
|
CONFIG_ARM=y
|
2021-08-28 09:18:30 +08:00
|
|
|
CONFIG_SKIP_LOWLEVEL_INIT=y
|
2022-04-13 17:47:20 +08:00
|
|
|
CONFIG_COUNTER_FREQUENCY=24000000
|
2021-06-02 16:13:46 +08:00
|
|
|
CONFIG_ARCH_ROCKCHIP=y
|
2022-10-21 08:22:39 +08:00
|
|
|
CONFIG_TEXT_BASE=0x00a00000
|
2021-10-26 10:42:19 +08:00
|
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
2021-06-02 16:13:46 +08:00
|
|
|
CONFIG_NR_DRAM_BANKS=2
|
2023-02-17 22:58:06 +08:00
|
|
|
CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
|
|
|
|
CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0xc00000
|
2022-01-25 05:08:41 +08:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="rk3568-evb"
|
2021-06-02 16:13:46 +08:00
|
|
|
CONFIG_ROCKCHIP_RK3568=y
|
2021-10-26 10:42:19 +08:00
|
|
|
CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
|
|
|
|
CONFIG_SPL_ROCKCHIP_COMMON_BOARD=y
|
|
|
|
CONFIG_SPL_MMC=y
|
|
|
|
CONFIG_SPL_SERIAL=y
|
|
|
|
CONFIG_SPL_STACK_R_ADDR=0x600000
|
2021-06-02 16:13:46 +08:00
|
|
|
CONFIG_TARGET_EVB_RK3568=y
|
2023-02-17 22:58:06 +08:00
|
|
|
CONFIG_SPL_STACK=0x400000
|
2021-06-02 16:13:46 +08:00
|
|
|
CONFIG_DEBUG_UART_BASE=0xFE660000
|
|
|
|
CONFIG_DEBUG_UART_CLOCK=24000000
|
2021-08-23 22:25:31 +08:00
|
|
|
CONFIG_SYS_LOAD_ADDR=0xc00800
|
2022-04-09 01:36:51 +08:00
|
|
|
CONFIG_DEBUG_UART=y
|
2021-10-26 10:42:19 +08:00
|
|
|
CONFIG_FIT=y
|
|
|
|
CONFIG_FIT_VERBOSE=y
|
|
|
|
CONFIG_SPL_LOAD_FIT=y
|
2021-06-02 16:13:46 +08:00
|
|
|
CONFIG_DEFAULT_FDT_FILE="rockchip/rk3568-evb.dtb"
|
|
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
|
|
|
CONFIG_DISPLAY_BOARDINFO_LATE=y
|
2022-05-17 05:20:26 +08:00
|
|
|
CONFIG_SPL_MAX_SIZE=0x20000
|
|
|
|
CONFIG_SPL_PAD_TO=0x7f8000
|
2022-05-27 22:19:45 +08:00
|
|
|
CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
|
|
|
|
CONFIG_SPL_BSS_START_ADDR=0x4000000
|
2022-05-20 03:09:22 +08:00
|
|
|
CONFIG_SPL_BSS_MAX_SIZE=0x4000
|
2021-10-26 10:42:19 +08:00
|
|
|
# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
|
2022-05-27 01:13:21 +08:00
|
|
|
# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
|
2021-10-26 10:42:19 +08:00
|
|
|
CONFIG_SPL_STACK_R=y
|
|
|
|
CONFIG_SPL_ATF=y
|
2021-06-02 16:13:46 +08:00
|
|
|
CONFIG_CMD_GPT=y
|
|
|
|
CONFIG_CMD_MMC=y
|
|
|
|
# CONFIG_CMD_SETEXPR is not set
|
2021-10-26 10:42:19 +08:00
|
|
|
# CONFIG_SPL_DOS_PARTITION is not set
|
|
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
|
|
CONFIG_OF_LIVE=y
|
2021-06-02 16:13:46 +08:00
|
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
2021-10-26 10:42:19 +08:00
|
|
|
CONFIG_SPL_REGMAP=y
|
|
|
|
CONFIG_SPL_SYSCON=y
|
|
|
|
CONFIG_SPL_CLK=y
|
2021-06-02 16:13:46 +08:00
|
|
|
CONFIG_ROCKCHIP_GPIO=y
|
|
|
|
CONFIG_SYS_I2C_ROCKCHIP=y
|
|
|
|
CONFIG_MISC=y
|
2021-12-12 03:55:53 +08:00
|
|
|
CONFIG_SUPPORT_EMMC_RPMB=y
|
2021-06-02 16:13:46 +08:00
|
|
|
CONFIG_MMC_DW=y
|
|
|
|
CONFIG_MMC_DW_ROCKCHIP=y
|
|
|
|
CONFIG_MMC_SDHCI=y
|
|
|
|
CONFIG_MMC_SDHCI_SDMA=y
|
|
|
|
CONFIG_MMC_SDHCI_ROCKCHIP=y
|
|
|
|
CONFIG_ETH_DESIGNWARE=y
|
|
|
|
CONFIG_GMAC_ROCKCHIP=y
|
|
|
|
CONFIG_REGULATOR_PWM=y
|
|
|
|
CONFIG_PWM_ROCKCHIP=y
|
2021-10-26 10:42:19 +08:00
|
|
|
CONFIG_SPL_RAM=y
|
2021-06-02 16:13:46 +08:00
|
|
|
CONFIG_BAUDRATE=1500000
|
|
|
|
CONFIG_DEBUG_UART_SHIFT=2
|
2022-12-04 22:39:03 +08:00
|
|
|
CONFIG_SYS_NS16550_MEM32=y
|
2021-06-02 16:13:46 +08:00
|
|
|
CONFIG_SYSRESET=y
|
|
|
|
CONFIG_ERRNO_STR=y
|