2015-03-12 12:24:39 +08:00
|
|
|
CONFIG_ARM=y
|
2015-04-21 19:38:20 +08:00
|
|
|
CONFIG_ARCH_SOCFPGA=y
|
2015-03-12 12:24:39 +08:00
|
|
|
CONFIG_TARGET_SOCFPGA_ARRIA5=y
|
2014-12-31 04:08:57 +08:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="socfpga_arria5_socdk"
|
2015-05-13 03:46:24 +08:00
|
|
|
CONFIG_SPL=y
|
2015-06-23 05:15:30 +08:00
|
|
|
# CONFIG_CMD_IMLS is not set
|
|
|
|
# CONFIG_CMD_FLASH is not set
|
2015-05-13 03:46:24 +08:00
|
|
|
CONFIG_OF_CONTROL=y
|
2015-08-12 06:31:54 +08:00
|
|
|
CONFIG_SPL_OF_CONTROL=y
|
2015-06-23 05:15:29 +08:00
|
|
|
CONFIG_SPI_FLASH=y
|
2015-07-10 06:04:23 +08:00
|
|
|
CONFIG_SPL_DM=y
|
|
|
|
CONFIG_SPL_MMC_SUPPORT=y
|
2015-07-21 13:50:03 +08:00
|
|
|
CONFIG_DM_SEQ_ALIAS=y
|
|
|
|
CONFIG_SPL_SIMPLE_BUS=y
|
|
|
|
CONFIG_DM_SPI=y
|
|
|
|
CONFIG_DM_SPI_FLASH=y
|
|
|
|
CONFIG_SPL_SPI_SUPPORT=y
|
2015-07-12 21:23:28 +08:00
|
|
|
CONFIG_SPL_STACK_R=y
|
|
|
|
CONFIG_SPL_STACK_R_ADDR=0x00800000
|
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|