2016-04-07 22:00:11 +08:00
|
|
|
CONFIG_ARM=y
|
|
|
|
CONFIG_SYS_CONFIG_NAME="xilinx_zynqmp_zc1751_xm019_dc5"
|
|
|
|
CONFIG_ARCH_ZYNQMP=y
|
2017-02-10 20:57:35 +08:00
|
|
|
CONFIG_SYS_TEXT_BASE=0x8000000
|
2016-06-03 17:35:17 +08:00
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x8000
|
2016-07-29 18:01:47 +08:00
|
|
|
CONFIG_IDENT_STRING=" Xilinx ZynqMP ZC1751 xm019 dc5"
|
2016-04-07 22:00:11 +08:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="zynqmp-zc1751-xm019-dc5"
|
2017-10-31 21:23:27 +08:00
|
|
|
CONFIG_DEBUG_UART=y
|
2016-11-29 22:14:57 +08:00
|
|
|
CONFIG_DISTRO_DEFAULTS=y
|
2016-04-07 22:00:11 +08:00
|
|
|
CONFIG_FIT=y
|
|
|
|
CONFIG_FIT_VERBOSE=y
|
2016-05-17 14:38:53 +08:00
|
|
|
CONFIG_SPL_LOAD_FIT=y
|
2016-10-09 02:41:44 +08:00
|
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
2016-10-12 09:33:46 +08:00
|
|
|
# CONFIG_DISPLAY_BOARDINFO is not set
|
2016-09-13 13:18:22 +08:00
|
|
|
CONFIG_SPL=y
|
2016-10-06 13:55:15 +08:00
|
|
|
CONFIG_SPL_OS_BOOT=y
|
2016-04-07 22:00:11 +08:00
|
|
|
CONFIG_SYS_PROMPT="ZynqMP> "
|
|
|
|
CONFIG_CMD_MEMTEST=y
|
|
|
|
# CONFIG_CMD_FLASH is not set
|
2016-04-13 14:49:03 +08:00
|
|
|
CONFIG_CMD_I2C=y
|
2017-08-15 07:58:53 +08:00
|
|
|
CONFIG_CMD_MMC=y
|
2016-04-07 22:00:11 +08:00
|
|
|
CONFIG_CMD_TFTPPUT=y
|
|
|
|
CONFIG_CMD_TIME=y
|
|
|
|
CONFIG_CMD_TIMER=y
|
2016-04-25 05:29:26 +08:00
|
|
|
CONFIG_CMD_EXT4_WRITE=y
|
2017-01-27 18:00:38 +08:00
|
|
|
# CONFIG_SPL_ISO_PARTITION is not set
|
2016-07-15 14:41:46 +08:00
|
|
|
CONFIG_SPL_OF_CONTROL=y
|
2016-04-07 22:00:11 +08:00
|
|
|
CONFIG_OF_EMBED=y
|
2017-08-28 19:16:32 +08:00
|
|
|
CONFIG_ENV_IS_IN_FAT=y
|
2016-07-27 21:08:03 +08:00
|
|
|
CONFIG_SPL_DM=y
|
2016-07-15 14:41:46 +08:00
|
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
2016-01-13 18:55:37 +08:00
|
|
|
CONFIG_FPGA_XILINX=y
|
|
|
|
CONFIG_FPGA_ZYNQMPPL=y
|
2016-09-09 04:11:59 +08:00
|
|
|
CONFIG_DM_GPIO=y
|
2016-07-27 21:08:03 +08:00
|
|
|
CONFIG_DM_I2C=y
|
2016-04-13 14:49:03 +08:00
|
|
|
CONFIG_SYS_I2C_CADENCE=y
|
2016-04-07 22:00:11 +08:00
|
|
|
CONFIG_DM_MMC=y
|
2016-12-07 21:10:28 +08:00
|
|
|
CONFIG_MMC_SDHCI=y
|
2017-02-10 20:57:35 +08:00
|
|
|
CONFIG_MMC_SDHCI_ZYNQ=y
|
2016-04-07 22:00:11 +08:00
|
|
|
CONFIG_DM_ETH=y
|
2017-10-31 21:23:27 +08:00
|
|
|
CONFIG_DEBUG_UART_ZYNQ=y
|
|
|
|
CONFIG_DEBUG_UART_BASE=0xff000000
|
|
|
|
CONFIG_DEBUG_UART_CLOCK=100000000
|
|
|
|
CONFIG_DEBUG_UART_ANNOUNCE=y
|
2017-11-06 16:16:05 +08:00
|
|
|
CONFIG_ZYNQ_SERIAL=y
|
2016-05-12 00:25:49 +08:00
|
|
|
CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
|