2018-05-07 05:58:06 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2006-03-14 23:24:38 +08:00
|
|
|
/*
|
2010-10-06 15:05:45 +08:00
|
|
|
* (C) Copyright 2006-2010
|
2006-03-14 23:24:38 +08:00
|
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* mpc8349emds board configuration file
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
|
|
|
/*
|
|
|
|
* High Level Configuration Options
|
|
|
|
*/
|
|
|
|
#define CONFIG_E300 1 /* E300 Family */
|
|
|
|
|
2011-10-12 12:57:14 +08:00
|
|
|
#undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest region */
|
|
|
|
#define CONFIG_SYS_MEMTEST_END 0x00100000
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* DDR Setup
|
|
|
|
*/
|
2007-02-14 18:26:44 +08:00
|
|
|
#define CONFIG_DDR_ECC /* support DDR ECC function */
|
2006-03-16 22:19:35 +08:00
|
|
|
#define CONFIG_DDR_ECC_CMD /* use DDR ECC user commands */
|
2006-03-14 23:24:38 +08:00
|
|
|
#define CONFIG_SPD_EEPROM /* use SPD EEPROM for DDR setup*/
|
|
|
|
|
2011-08-27 02:32:45 +08:00
|
|
|
/*
|
2016-12-29 00:43:40 +08:00
|
|
|
* SYS_FSL_DDR2 is selected in Kconfig to use unified DDR driver
|
|
|
|
* unselect it to use old spd_sdram.c
|
2011-08-27 02:32:45 +08:00
|
|
|
*/
|
|
|
|
#define CONFIG_SYS_SPD_BUS_NUM 0
|
|
|
|
#define SPD_EEPROM_ADDRESS1 0x52
|
|
|
|
#define SPD_EEPROM_ADDRESS2 0x51
|
|
|
|
#define CONFIG_DIMM_SLOTS_PER_CTLR 2
|
|
|
|
#define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
|
|
|
|
#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
|
|
|
|
#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
|
|
|
|
|
2006-03-17 00:46:46 +08:00
|
|
|
/*
|
|
|
|
* 32-bit data path mode.
|
2006-04-16 16:51:58 +08:00
|
|
|
*
|
2006-03-17 00:46:46 +08:00
|
|
|
* Please note that using this mode for devices with the real density of 64-bit
|
|
|
|
* effectively reduces the amount of available memory due to the effect of
|
|
|
|
* wrapping around while translating address to row/columns, for example in the
|
|
|
|
* 256MB module the upper 128MB get aliased with contents of the lower
|
|
|
|
* 128MB); normally this define should be used for devices with real 32-bit
|
2006-04-16 16:51:58 +08:00
|
|
|
* data path.
|
2006-03-17 00:46:46 +08:00
|
|
|
*/
|
|
|
|
#undef CONFIG_DDR_32BIT
|
|
|
|
|
2019-01-21 16:18:15 +08:00
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x00000000 /* DDR is system memory*/
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_DDR_SDRAM_CLK_CNTL (DDR_SDRAM_CLK_CNTL_SS_EN \
|
|
|
|
| DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05)
|
2006-03-14 23:24:38 +08:00
|
|
|
#undef CONFIG_DDR_2T_TIMING
|
|
|
|
|
2007-02-14 18:26:44 +08:00
|
|
|
/*
|
|
|
|
* DDRCDR - DDR Control Driver Register
|
|
|
|
*/
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_DDRCDR_VALUE 0x80080001
|
2007-02-14 18:26:44 +08:00
|
|
|
|
2006-03-14 23:24:38 +08:00
|
|
|
#if defined(CONFIG_SPD_EEPROM)
|
2006-03-17 00:46:46 +08:00
|
|
|
/*
|
|
|
|
* Determine DDR configuration from I2C interface.
|
|
|
|
*/
|
|
|
|
#define SPD_EEPROM_ADDRESS 0x51 /* DDR DIMM */
|
2006-03-14 23:24:38 +08:00
|
|
|
#else
|
2006-03-17 00:46:46 +08:00
|
|
|
/*
|
|
|
|
* Manually set up DDR parameters
|
|
|
|
*/
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_DDR_SIZE 256 /* MB */
|
2007-02-14 18:26:44 +08:00
|
|
|
#if defined(CONFIG_DDR_II)
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_DDRCDR 0x80080001
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_DDR_CS2_BNDS 0x0000000f
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_DDR_CS2_CONFIG 0x80330102
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_DDR_TIMING_0 0x00220802
|
|
|
|
#define CONFIG_SYS_DDR_TIMING_1 0x38357322
|
|
|
|
#define CONFIG_SYS_DDR_TIMING_2 0x2f9048c8
|
|
|
|
#define CONFIG_SYS_DDR_TIMING_3 0x00000000
|
|
|
|
#define CONFIG_SYS_DDR_CLK_CNTL 0x02000000
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_DDR_MODE 0x47d00432
|
|
|
|
#define CONFIG_SYS_DDR_MODE2 0x8000c000
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_DDR_INTERVAL 0x03cf0080
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_DDR_SDRAM_CFG 0x43000000
|
|
|
|
#define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000
|
2007-02-14 18:26:44 +08:00
|
|
|
#else
|
2011-10-12 12:57:31 +08:00
|
|
|
#define CONFIG_SYS_DDR_CS2_CONFIG (CSCONFIG_EN \
|
2011-10-12 12:57:14 +08:00
|
|
|
| CSCONFIG_ROW_BIT_13 \
|
|
|
|
| CSCONFIG_COL_BIT_10)
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_DDR_TIMING_1 0x36332321
|
|
|
|
#define CONFIG_SYS_DDR_TIMING_2 0x00000800 /* P9-45,may need tuning */
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_DDR_CONTROL 0xc2000000 /* unbuffered,no DYN_PWR */
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_DDR_INTERVAL 0x04060100 /* autocharge,no open page */
|
2006-03-17 00:46:46 +08:00
|
|
|
|
|
|
|
#if defined(CONFIG_DDR_32BIT)
|
|
|
|
/* set burst length to 8 for 32-bit data path */
|
2011-10-12 12:57:14 +08:00
|
|
|
/* DLL,normal,seq,4/2.5, 8 burst len */
|
|
|
|
#define CONFIG_SYS_DDR_MODE 0x00000023
|
2006-03-17 00:46:46 +08:00
|
|
|
#else
|
|
|
|
/* the default burst length is 4 - for 64-bit data path */
|
2011-10-12 12:57:14 +08:00
|
|
|
/* DLL,normal,seq,4/2.5, 4 burst len */
|
|
|
|
#define CONFIG_SYS_DDR_MODE 0x00000022
|
2006-03-17 00:46:46 +08:00
|
|
|
#endif
|
2006-03-14 23:24:38 +08:00
|
|
|
#endif
|
2007-02-14 18:26:44 +08:00
|
|
|
#endif
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* SDRAM on the Local Bus
|
|
|
|
*/
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_LBC_SDRAM_BASE 0xF0000000 /* Localbus SDRAM */
|
|
|
|
#define CONFIG_SYS_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* FLASH on the Local Bus
|
|
|
|
*/
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_FLASH_BASE 0xFE000000 /* start of FLASH */
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_FLASH_SIZE 32 /* max flash size in MB */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2011-10-12 12:57:30 +08:00
|
|
|
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max sectors per device */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2008-10-16 21:01:15 +08:00
|
|
|
#undef CONFIG_SYS_FLASH_CHECKSUM
|
|
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
|
|
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2010-10-08 03:51:12 +08:00
|
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2008-10-16 21:01:15 +08:00
|
|
|
#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
|
|
|
|
#define CONFIG_SYS_RAMBOOT
|
2006-03-14 23:24:38 +08:00
|
|
|
#else
|
2008-10-16 21:01:15 +08:00
|
|
|
#undef CONFIG_SYS_RAMBOOT
|
2006-03-14 23:24:38 +08:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* BCSR register on local bus 32KB, 8-bit wide for MDS config reg
|
|
|
|
*/
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_BCSR 0xE2400000
|
|
|
|
/* Access window base at BCSR base */
|
2019-01-21 16:18:01 +08:00
|
|
|
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_INIT_RAM_LOCK 1
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0xFD000000 /* Initial RAM addr */
|
|
|
|
#define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM*/
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET \
|
|
|
|
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2016-07-08 11:25:14 +08:00
|
|
|
#define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Mon */
|
2012-07-01 07:29:20 +08:00
|
|
|
#define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Reserved for malloc */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Serial Port
|
|
|
|
*/
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
|
|
#define CONFIG_SYS_NS16550_REG_SIZE 1
|
|
|
|
#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_BAUDRATE_TABLE \
|
2011-10-12 12:57:14 +08:00
|
|
|
{300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500)
|
|
|
|
#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600)
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
/* I2C */
|
2012-10-24 19:48:22 +08:00
|
|
|
#define CONFIG_SYS_I2C
|
|
|
|
#define CONFIG_SYS_I2C_FSL
|
|
|
|
#define CONFIG_SYS_FSL_I2C_SPEED 400000
|
|
|
|
#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
|
|
|
|
#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
|
|
|
|
#define CONFIG_SYS_FSL_I2C2_SPEED 400000
|
|
|
|
#define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
|
|
|
|
#define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
|
|
|
|
#define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} }
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2008-01-17 11:37:42 +08:00
|
|
|
/* SPI */
|
|
|
|
#undef CONFIG_SOFT_SPI /* SPI bit-banged */
|
|
|
|
|
|
|
|
/* GPIOs. Used as SPI chip selects */
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_GPIO1_PRELIM
|
|
|
|
#define CONFIG_SYS_GPIO1_DIR 0xC0000000 /* SPI CS on 0, LED on 1 */
|
|
|
|
#define CONFIG_SYS_GPIO1_DAT 0xC0000000 /* Both are active LOW */
|
2008-01-17 11:37:42 +08:00
|
|
|
|
2006-03-14 23:24:38 +08:00
|
|
|
/* TSEC */
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_TSEC1_OFFSET 0x24000
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_TSEC1 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC1_OFFSET)
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_TSEC2_OFFSET 0x25000
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_TSEC2 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC2_OFFSET)
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2006-04-21 02:45:32 +08:00
|
|
|
/* USB */
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_USE_MPC834XSYS_USB_PHY 1 /* Use SYS board PHY */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* General PCI
|
|
|
|
* Addresses are mapped 1-1.
|
|
|
|
*/
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_PCI1_MEM_BASE 0x80000000
|
|
|
|
#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
|
|
|
|
#define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */
|
|
|
|
#define CONFIG_SYS_PCI1_MMIO_BASE 0x90000000
|
|
|
|
#define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE
|
|
|
|
#define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000 /* 256M */
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_PCI1_IO_BASE 0x00000000
|
|
|
|
#define CONFIG_SYS_PCI1_IO_PHYS 0xE2000000
|
|
|
|
#define CONFIG_SYS_PCI1_IO_SIZE 0x00100000 /* 1M */
|
2008-10-16 21:01:15 +08:00
|
|
|
|
|
|
|
#define CONFIG_SYS_PCI2_MEM_BASE 0xA0000000
|
|
|
|
#define CONFIG_SYS_PCI2_MEM_PHYS CONFIG_SYS_PCI2_MEM_BASE
|
|
|
|
#define CONFIG_SYS_PCI2_MEM_SIZE 0x10000000 /* 256M */
|
|
|
|
#define CONFIG_SYS_PCI2_MMIO_BASE 0xB0000000
|
|
|
|
#define CONFIG_SYS_PCI2_MMIO_PHYS CONFIG_SYS_PCI2_MMIO_BASE
|
|
|
|
#define CONFIG_SYS_PCI2_MMIO_SIZE 0x10000000 /* 256M */
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_SYS_PCI2_IO_BASE 0x00000000
|
|
|
|
#define CONFIG_SYS_PCI2_IO_PHYS 0xE2100000
|
|
|
|
#define CONFIG_SYS_PCI2_IO_SIZE 0x00100000 /* 1M */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
#if defined(CONFIG_PCI)
|
|
|
|
|
2008-08-23 02:00:13 +08:00
|
|
|
#define CONFIG_83XX_PCI_STREAMING
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
#undef CONFIG_EEPRO100
|
|
|
|
#undef CONFIG_TULIP
|
|
|
|
|
|
|
|
#if !defined(CONFIG_PCI_PNP)
|
|
|
|
#define PCI_ENET0_IOADDR 0xFIXME
|
|
|
|
#define PCI_ENET0_MEMADDR 0xFIXME
|
2008-05-20 22:00:29 +08:00
|
|
|
#define PCI_IDSEL_NUMBER 0x0c /* slot0->3(IDSEL)=12->15 */
|
2006-03-14 23:24:38 +08:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
#endif /* CONFIG_PCI */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* TSEC configuration
|
|
|
|
*/
|
|
|
|
|
|
|
|
#if defined(CONFIG_TSEC_ENET)
|
|
|
|
|
|
|
|
#define CONFIG_GMII 1 /* MII PHY management */
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_TSEC1 1
|
2007-05-17 05:52:19 +08:00
|
|
|
#define CONFIG_TSEC1_NAME "TSEC0"
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_TSEC2 1
|
2007-05-17 05:52:19 +08:00
|
|
|
#define CONFIG_TSEC2_NAME "TSEC1"
|
2006-03-14 23:24:38 +08:00
|
|
|
#define TSEC1_PHY_ADDR 0
|
|
|
|
#define TSEC2_PHY_ADDR 1
|
|
|
|
#define TSEC1_PHYIDX 0
|
|
|
|
#define TSEC2_PHYIDX 0
|
2007-08-16 09:03:25 +08:00
|
|
|
#define TSEC1_FLAGS TSEC_GIGABIT
|
|
|
|
#define TSEC2_FLAGS TSEC_GIGABIT
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
/* Options are: TSEC[0-1] */
|
|
|
|
#define CONFIG_ETHPRIME "TSEC0"
|
|
|
|
|
|
|
|
#endif /* CONFIG_TSEC_ENET */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Configure on-board RTC
|
|
|
|
*/
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_RTC_DS1374 /* use ds1374 rtc via i2c */
|
|
|
|
#define CONFIG_SYS_I2C_RTC_ADDR 0x68 /* at address 0x68 */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Environment
|
|
|
|
*/
|
2008-10-16 21:01:15 +08:00
|
|
|
#ifndef CONFIG_SYS_RAMBOOT
|
2006-03-14 23:24:38 +08:00
|
|
|
/* Address and size of Redundant Environment Sector */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2007-07-10 22:10:49 +08:00
|
|
|
/*
|
|
|
|
* BOOTP options
|
|
|
|
*/
|
|
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
|
|
|
2007-07-05 11:30:06 +08:00
|
|
|
/*
|
|
|
|
* Command line configuration.
|
|
|
|
*/
|
|
|
|
|
2006-03-14 23:24:38 +08:00
|
|
|
#undef CONFIG_WATCHDOG /* watchdog disabled */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Miscellaneous configurable options
|
|
|
|
*/
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* For booting Linux, the board info and command line data
|
2010-09-11 06:42:32 +08:00
|
|
|
* have to be in the first 256 MB of memory, since this is
|
2006-03-14 23:24:38 +08:00
|
|
|
* the maximum mapped by the Linux kernel during initialization.
|
|
|
|
*/
|
2011-10-12 12:57:14 +08:00
|
|
|
/* Initial Memory map for Linux*/
|
|
|
|
#define CONFIG_SYS_BOOTMAPSZ (256 << 20)
|
2016-07-08 11:25:15 +08:00
|
|
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_RCWH_PCIHOST 0x80000000 /* PCIHOST */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2008-04-26 04:44:45 +08:00
|
|
|
/*
|
|
|
|
* System performance
|
|
|
|
*/
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_SCCR_TSEC1CM 1 /* TSEC1 clock mode (0-3) */
|
|
|
|
#define CONFIG_SYS_SCCR_TSEC2CM 1 /* TSEC2 & I2C0 clock mode (0-3) */
|
2008-04-26 04:44:45 +08:00
|
|
|
|
2006-03-14 23:24:38 +08:00
|
|
|
/* System IO Config */
|
2009-06-06 03:11:33 +08:00
|
|
|
#define CONFIG_SYS_SICRH 0
|
2008-10-16 21:01:15 +08:00
|
|
|
#define CONFIG_SYS_SICRL SICRL_LDP_A
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
#ifdef CONFIG_PCI
|
2013-05-30 15:06:12 +08:00
|
|
|
#define CONFIG_PCI_INDIRECT_BRIDGE
|
2006-03-14 23:24:38 +08:00
|
|
|
#endif
|
|
|
|
|
2007-07-05 11:30:06 +08:00
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
2006-03-14 23:24:38 +08:00
|
|
|
#define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Environment Configuration
|
|
|
|
*/
|
|
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
|
|
|
|
#if defined(CONFIG_TSEC_ENET)
|
|
|
|
#define CONFIG_HAS_ETH1
|
2007-08-17 05:35:02 +08:00
|
|
|
#define CONFIG_HAS_ETH0
|
2006-03-14 23:24:38 +08:00
|
|
|
#endif
|
|
|
|
|
2018-03-28 20:38:20 +08:00
|
|
|
#define CONFIG_HOSTNAME "mpc8349emds"
|
2011-10-13 21:03:47 +08:00
|
|
|
#define CONFIG_ROOTPATH "/nfsroot/rootfs"
|
2011-10-13 21:03:48 +08:00
|
|
|
#define CONFIG_BOOTFILE "uImage"
|
2006-03-14 23:24:38 +08:00
|
|
|
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_LOADADDR 800000 /* default location for tftp and bootm */
|
2006-03-14 23:24:38 +08:00
|
|
|
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
|
|
"netdev=eth0\0" \
|
|
|
|
"hostname=mpc8349emds\0" \
|
|
|
|
"nfsargs=setenv bootargs root=/dev/nfs rw " \
|
|
|
|
"nfsroot=${serverip}:${rootpath}\0" \
|
|
|
|
"ramargs=setenv bootargs root=/dev/ram rw\0" \
|
|
|
|
"addip=setenv bootargs ${bootargs} " \
|
|
|
|
"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
|
|
|
|
":${hostname}:${netdev}:off panic=1\0" \
|
|
|
|
"addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\
|
|
|
|
"flash_nfs=run nfsargs addip addtty;" \
|
|
|
|
"bootm ${kernel_addr}\0" \
|
|
|
|
"flash_self=run ramargs addip addtty;" \
|
|
|
|
"bootm ${kernel_addr} ${ramdisk_addr}\0" \
|
|
|
|
"net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \
|
|
|
|
"bootm\0" \
|
|
|
|
"load=tftp 100000 /tftpboot/mpc8349emds/u-boot.bin\0" \
|
|
|
|
"update=protect off fe000000 fe03ffff; " \
|
2011-10-12 12:57:14 +08:00
|
|
|
"era fe000000 fe03ffff; cp.b 100000 fe000000 ${filesize}\0"\
|
2008-03-06 23:45:53 +08:00
|
|
|
"upd=run load update\0" \
|
2009-08-22 05:34:38 +08:00
|
|
|
"fdtaddr=780000\0" \
|
2009-08-27 10:25:46 +08:00
|
|
|
"fdtfile=mpc834x_mds.dtb\0" \
|
2006-03-14 23:24:38 +08:00
|
|
|
""
|
|
|
|
|
2011-10-12 12:57:14 +08:00
|
|
|
#define CONFIG_NFSBOOTCOMMAND \
|
|
|
|
"setenv bootargs root=/dev/nfs rw " \
|
|
|
|
"nfsroot=$serverip:$rootpath " \
|
|
|
|
"ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:" \
|
|
|
|
"$netdev:off " \
|
|
|
|
"console=$consoledev,$baudrate $othbootargs;" \
|
|
|
|
"tftp $loadaddr $bootfile;" \
|
|
|
|
"tftp $fdtaddr $fdtfile;" \
|
|
|
|
"bootm $loadaddr - $fdtaddr"
|
2006-11-01 14:10:40 +08:00
|
|
|
|
|
|
|
#define CONFIG_RAMBOOTCOMMAND \
|
2011-10-12 12:57:14 +08:00
|
|
|
"setenv bootargs root=/dev/ram rw " \
|
|
|
|
"console=$consoledev,$baudrate $othbootargs;" \
|
|
|
|
"tftp $ramdiskaddr $ramdiskfile;" \
|
|
|
|
"tftp $loadaddr $bootfile;" \
|
|
|
|
"tftp $fdtaddr $fdtfile;" \
|
|
|
|
"bootm $loadaddr $ramdiskaddr $fdtaddr"
|
2006-11-01 14:10:40 +08:00
|
|
|
|
2006-03-14 23:24:38 +08:00
|
|
|
#define CONFIG_BOOTCOMMAND "run flash_self"
|
|
|
|
|
|
|
|
#endif /* __CONFIG_H */
|