2015-04-21 19:38:20 +08:00
|
|
|
if ARCH_SOCFPGA
|
|
|
|
|
2015-08-03 03:57:57 +08:00
|
|
|
config TARGET_SOCFPGA_ARRIA5
|
|
|
|
bool
|
|
|
|
|
|
|
|
config TARGET_SOCFPGA_CYCLONE5
|
|
|
|
bool
|
|
|
|
|
2015-04-21 19:38:20 +08:00
|
|
|
choice
|
|
|
|
prompt "Altera SOCFPGA board select"
|
2015-05-13 03:46:23 +08:00
|
|
|
optional
|
2015-04-21 19:38:20 +08:00
|
|
|
|
2015-08-03 03:57:57 +08:00
|
|
|
config TARGET_SOCFPGA_ARRIA5_SOCDK
|
|
|
|
bool "Altera SOCFPGA SoCDK (Arria V)"
|
|
|
|
select TARGET_SOCFPGA_ARRIA5
|
2015-04-21 19:38:20 +08:00
|
|
|
|
2015-08-03 03:57:57 +08:00
|
|
|
config TARGET_SOCFPGA_CYCLONE5_SOCDK
|
|
|
|
bool "Altera SOCFPGA SoCDK (Cyclone V)"
|
|
|
|
select TARGET_SOCFPGA_CYCLONE5
|
2015-04-21 19:38:20 +08:00
|
|
|
|
2015-06-21 23:28:53 +08:00
|
|
|
config TARGET_SOCFPGA_TERASIC_SOCKIT
|
|
|
|
bool "Terasic SoCkit (Cyclone V)"
|
|
|
|
select TARGET_SOCFPGA_CYCLONE5
|
|
|
|
|
2015-04-21 19:38:20 +08:00
|
|
|
endchoice
|
|
|
|
|
|
|
|
config SYS_BOARD
|
2015-08-11 03:24:53 +08:00
|
|
|
default "arria5-socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
|
|
|
|
default "cyclone5-socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
|
2015-06-21 23:28:53 +08:00
|
|
|
default "sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
|
2015-04-21 19:38:20 +08:00
|
|
|
|
|
|
|
config SYS_VENDOR
|
2015-08-03 03:57:57 +08:00
|
|
|
default "altera" if TARGET_SOCFPGA_ARRIA5_SOCDK
|
|
|
|
default "altera" if TARGET_SOCFPGA_CYCLONE5_SOCDK
|
2015-06-21 23:28:53 +08:00
|
|
|
default "terasic" if TARGET_SOCFPGA_TERASIC_SOCKIT
|
2015-04-21 19:38:20 +08:00
|
|
|
|
|
|
|
config SYS_SOC
|
|
|
|
default "socfpga"
|
|
|
|
|
|
|
|
config SYS_CONFIG_NAME
|
2015-08-03 03:57:57 +08:00
|
|
|
default "socfpga_arria5" if TARGET_SOCFPGA_ARRIA5_SOCDK
|
|
|
|
default "socfpga_cyclone5" if TARGET_SOCFPGA_CYCLONE5_SOCDK
|
2015-06-21 23:28:53 +08:00
|
|
|
default "socfpga_sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
|
2015-04-21 19:38:20 +08:00
|
|
|
|
|
|
|
endif
|