2018-05-07 05:58:06 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2016-05-13 03:32:55 +08:00
|
|
|
/*
|
|
|
|
* Copyright 2013-2016, NVIDIA CORPORATION.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _TEGRA186_COMMON_H_
|
|
|
|
#define _TEGRA186_COMMON_H_
|
|
|
|
|
|
|
|
#include "tegra-common.h"
|
|
|
|
|
|
|
|
/*
|
|
|
|
* NS16550 Configuration
|
|
|
|
*/
|
|
|
|
#define V_NS16550_CLK 408000000 /* 408MHz (pllp_out0) */
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* Physical Memory Map
|
|
|
|
*/
|
|
|
|
|
2020-04-02 07:28:55 +08:00
|
|
|
#undef FDTFILE
|
|
|
|
#define BOOTENV_EFI_SET_FDTFILE_FALLBACK \
|
|
|
|
"if test -z \"${fdtfile}\" -a -n \"${soc}\"; then " \
|
|
|
|
"setenv efi_fdtfile ${vendor}/${soc}-${board}${boardver}.dtb; " \
|
|
|
|
"fi; "
|
|
|
|
|
2016-05-13 03:32:55 +08:00
|
|
|
/*
|
|
|
|
* Memory layout for where various images get loaded by boot scripts:
|
|
|
|
*
|
|
|
|
* scriptaddr can be pretty much anywhere that doesn't conflict with something
|
|
|
|
* else. Put it above BOOTMAPSZ to eliminate conflicts.
|
|
|
|
*
|
|
|
|
* pxefile_addr_r can be pretty much anywhere that doesn't conflict with
|
|
|
|
* something else. Put it above BOOTMAPSZ to eliminate conflicts.
|
|
|
|
*
|
|
|
|
* kernel_addr_r must be within the first 128M of RAM in order for the
|
|
|
|
* kernel's CONFIG_AUTO_ZRELADDR option to work. Since the kernel will
|
|
|
|
* decompress itself to 0x8000 after the start of RAM, kernel_addr_r
|
|
|
|
* should not overlap that area, or the kernel will have to copy itself
|
|
|
|
* somewhere else before decompression. Similarly, the address of any other
|
|
|
|
* data passed to the kernel shouldn't overlap the start of RAM. Pushing
|
|
|
|
* this up to 16M allows for a sizable kernel to be decompressed below the
|
|
|
|
* compressed load address.
|
|
|
|
*
|
|
|
|
* fdt_addr_r simply shouldn't overlap anything else. Choosing 32M allows for
|
|
|
|
* the compressed kernel to be up to 16M too.
|
|
|
|
*
|
|
|
|
* ramdisk_addr_r simply shouldn't overlap anything else. Choosing 33M allows
|
|
|
|
* for the FDT/DTB to be up to 1M, which is hopefully plenty.
|
|
|
|
*/
|
|
|
|
#define MEM_LAYOUT_ENV_SETTINGS \
|
|
|
|
"scriptaddr=0x90000000\0" \
|
|
|
|
"pxefile_addr_r=0x90100000\0" \
|
2021-08-23 22:25:30 +08:00
|
|
|
"kernel_addr_r=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
|
2016-05-13 03:32:55 +08:00
|
|
|
"fdt_addr_r=0x82000000\0" \
|
|
|
|
"ramdisk_addr_r=0x82100000\0"
|
|
|
|
|
|
|
|
#endif
|