2018-05-07 05:58:06 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2011-05-13 09:58:55 +08:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2011 Freescale Semiconductor, Inc.
|
|
|
|
* Jason Liu <r64343@freescale.com>
|
|
|
|
*
|
|
|
|
* Configuration settings for Freescale MX53 low cost board.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
|
|
|
#include <asm/arch/imx-regs.h>
|
|
|
|
|
2011-11-22 22:22:39 +08:00
|
|
|
#define CONFIG_MXC_UART_BASE UART1_BASE
|
2011-05-13 09:58:55 +08:00
|
|
|
|
|
|
|
/* MMC Configs */
|
2022-10-29 08:27:13 +08:00
|
|
|
#define CFG_SYS_FSL_ESDHC_ADDR 0
|
2011-05-13 09:58:55 +08:00
|
|
|
|
2011-11-11 21:03:37 +08:00
|
|
|
/* USB Configs */
|
|
|
|
#define CONFIG_MXC_USB_PORT 1
|
|
|
|
#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
|
|
|
|
#define CONFIG_MXC_USB_FLAGS 0
|
|
|
|
|
2012-04-30 16:12:04 +08:00
|
|
|
/* PMIC Controller */
|
2022-11-17 02:10:41 +08:00
|
|
|
#define CFG_SYS_DIALOG_PMIC_I2C_ADDR 0x48
|
2022-10-29 08:27:13 +08:00
|
|
|
#define CFG_SYS_FSL_PMIC_I2C_ADDR 0x8
|
2012-04-30 16:12:04 +08:00
|
|
|
|
2011-05-13 09:58:55 +08:00
|
|
|
/* Command definition */
|
|
|
|
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
|
|
"script=boot.scr\0" \
|
2014-01-17 05:58:01 +08:00
|
|
|
"image=zImage\0" \
|
2013-01-10 17:45:07 +08:00
|
|
|
"fdt_addr=0x71000000\0" \
|
|
|
|
"boot_fdt=try\0" \
|
|
|
|
"ip_dyn=yes\0" \
|
2011-05-13 09:58:55 +08:00
|
|
|
"mmcdev=0\0" \
|
2013-06-29 05:52:39 +08:00
|
|
|
"mmcpart=1\0" \
|
|
|
|
"mmcroot=/dev/mmcblk0p2 rw rootwait\0" \
|
2013-01-10 17:45:07 +08:00
|
|
|
"mmcargs=setenv bootargs console=ttymxc0,${baudrate} root=${mmcroot}\0" \
|
2011-05-13 09:58:55 +08:00
|
|
|
"loadbootscript=" \
|
2015-06-16 17:48:48 +08:00
|
|
|
"load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
|
2011-05-13 09:58:55 +08:00
|
|
|
"bootscript=echo Running bootscript from mmc ...; " \
|
|
|
|
"source\0" \
|
2015-06-16 17:48:48 +08:00
|
|
|
"loadimage=load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
|
|
|
|
"loadfdt=load mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
|
2011-05-13 09:58:55 +08:00
|
|
|
"mmcboot=echo Booting from mmc ...; " \
|
|
|
|
"run mmcargs; " \
|
2013-01-10 17:45:07 +08:00
|
|
|
"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
|
|
|
|
"if run loadfdt; then " \
|
2014-01-17 05:58:01 +08:00
|
|
|
"bootz ${loadaddr} - ${fdt_addr}; " \
|
2013-01-10 17:45:07 +08:00
|
|
|
"else " \
|
|
|
|
"if test ${boot_fdt} = try; then " \
|
2014-01-17 05:58:01 +08:00
|
|
|
"bootz; " \
|
2013-01-10 17:45:07 +08:00
|
|
|
"else " \
|
|
|
|
"echo WARN: Cannot load the DT; " \
|
|
|
|
"fi; " \
|
|
|
|
"fi; " \
|
|
|
|
"else " \
|
2014-01-17 05:58:01 +08:00
|
|
|
"bootz; " \
|
2013-01-10 17:45:07 +08:00
|
|
|
"fi;\0" \
|
2011-05-13 09:58:55 +08:00
|
|
|
"netargs=setenv bootargs console=ttymxc0,${baudrate} " \
|
|
|
|
"root=/dev/nfs " \
|
|
|
|
"ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
|
|
|
|
"netboot=echo Booting from net ...; " \
|
|
|
|
"run netargs; " \
|
2013-01-10 17:45:07 +08:00
|
|
|
"if test ${ip_dyn} = yes; then " \
|
|
|
|
"setenv get_cmd dhcp; " \
|
|
|
|
"else " \
|
|
|
|
"setenv get_cmd tftp; " \
|
|
|
|
"fi; " \
|
2014-01-17 05:58:01 +08:00
|
|
|
"${get_cmd} ${image}; " \
|
2013-01-10 17:45:07 +08:00
|
|
|
"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
|
|
|
|
"if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
|
2014-01-17 05:58:01 +08:00
|
|
|
"bootz ${loadaddr} - ${fdt_addr}; " \
|
2013-01-10 17:45:07 +08:00
|
|
|
"else " \
|
|
|
|
"if test ${boot_fdt} = try; then " \
|
2014-01-17 05:58:01 +08:00
|
|
|
"bootz; " \
|
2013-01-10 17:45:07 +08:00
|
|
|
"else " \
|
|
|
|
"echo ERROR: Cannot load the DT; " \
|
|
|
|
"exit; " \
|
|
|
|
"fi; " \
|
|
|
|
"fi; " \
|
|
|
|
"else " \
|
2014-01-17 05:58:01 +08:00
|
|
|
"bootz; " \
|
2013-01-10 17:45:07 +08:00
|
|
|
"fi;\0"
|
2011-05-13 09:58:55 +08:00
|
|
|
|
|
|
|
/* Miscellaneous configurable options */
|
|
|
|
|
|
|
|
/* Physical Memory Map */
|
2014-03-28 15:30:59 +08:00
|
|
|
#define PHYS_SDRAM_1 CSD0_BASE_ADDR
|
|
|
|
#define PHYS_SDRAM_1_SIZE (gd->bd->bi_dram[0].size)
|
|
|
|
#define PHYS_SDRAM_2 CSD1_BASE_ADDR
|
|
|
|
#define PHYS_SDRAM_2_SIZE (gd->bd->bi_dram[1].size)
|
|
|
|
#define PHYS_SDRAM_SIZE (gd->ram_size)
|
2011-05-13 09:58:55 +08:00
|
|
|
|
2022-11-17 02:10:37 +08:00
|
|
|
#define CFG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
|
2022-11-17 02:10:41 +08:00
|
|
|
#define CFG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
|
|
|
|
#define CFG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
|
2011-05-13 09:58:55 +08:00
|
|
|
|
2012-05-10 23:07:35 +08:00
|
|
|
/* Framebuffer and LCD */
|
|
|
|
|
2011-05-13 09:58:55 +08:00
|
|
|
#endif /* __CONFIG_H */
|