2018-05-07 05:58:06 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2011-04-08 15:10:54 +08:00
|
|
|
/*
|
2013-09-30 17:44:43 +08:00
|
|
|
* Copyright 2009-2012, 2013 Freescale Semiconductor, Inc.
|
2011-04-08 15:10:54 +08:00
|
|
|
* Jun-jie Zhang <b18070@freescale.com>
|
|
|
|
* Mingkai Hu <Mingkai.hu@freescale.com>
|
|
|
|
*/
|
2016-01-12 14:41:18 +08:00
|
|
|
|
2011-04-08 15:10:54 +08:00
|
|
|
#ifndef __FSL_PHY_H__
|
|
|
|
#define __FSL_PHY_H__
|
|
|
|
|
|
|
|
#include <net.h>
|
|
|
|
#include <miiphy.h>
|
2014-09-05 13:52:36 +08:00
|
|
|
|
|
|
|
struct tsec_mii_mng {
|
|
|
|
u32 miimcfg; /* MII management configuration reg */
|
|
|
|
u32 miimcom; /* MII management command reg */
|
|
|
|
u32 miimadd; /* MII management address reg */
|
|
|
|
u32 miimcon; /* MII management control reg */
|
|
|
|
u32 miimstat; /* MII management status reg */
|
|
|
|
u32 miimind; /* MII management indication reg */
|
|
|
|
u32 ifstat; /* Interface Status Register */
|
|
|
|
};
|
|
|
|
|
|
|
|
int fdt_fixup_phy_connection(void *blob, int offset, phy_interface_t phyc);
|
2011-04-08 15:10:54 +08:00
|
|
|
|
|
|
|
/* PHY register offsets */
|
|
|
|
#define PHY_EXT_PAGE_ACCESS 0x1f
|
|
|
|
|
|
|
|
/* MII Management Configuration Register */
|
2016-01-12 14:41:18 +08:00
|
|
|
#define MIIMCFG_RESET_MGMT 0x80000000
|
|
|
|
#define MIIMCFG_MGMT_CLOCK_SELECT 0x00000007
|
|
|
|
#define MIIMCFG_INIT_VALUE 0x00000003
|
2011-04-08 15:10:54 +08:00
|
|
|
|
|
|
|
/* MII Management Command Register */
|
|
|
|
#define MIIMCOM_READ_CYCLE 0x00000001
|
|
|
|
#define MIIMCOM_SCAN_CYCLE 0x00000002
|
|
|
|
|
|
|
|
/* MII Management Address Register */
|
|
|
|
#define MIIMADD_PHY_ADDR_SHIFT 8
|
|
|
|
|
|
|
|
/* MII Management Indicator Register */
|
|
|
|
#define MIIMIND_BUSY 0x00000001
|
|
|
|
#define MIIMIND_NOTVALID 0x00000004
|
|
|
|
|
2013-09-30 17:44:43 +08:00
|
|
|
void tsec_local_mdio_write(struct tsec_mii_mng __iomem *phyregs, int port_addr,
|
2011-04-08 15:10:54 +08:00
|
|
|
int dev_addr, int reg, int value);
|
2013-09-30 17:44:43 +08:00
|
|
|
int tsec_local_mdio_read(struct tsec_mii_mng __iomem *phyregs, int port_addr,
|
2011-04-08 15:10:54 +08:00
|
|
|
int dev_addr, int regnum);
|
|
|
|
int tsec_phy_read(struct mii_dev *bus, int addr, int dev_addr, int regnum);
|
|
|
|
int tsec_phy_write(struct mii_dev *bus, int addr, int dev_addr, int regnum,
|
|
|
|
u16 value);
|
2012-10-08 15:44:21 +08:00
|
|
|
int memac_mdio_write(struct mii_dev *bus, int port_addr, int dev_addr,
|
|
|
|
int regnum, u16 value);
|
|
|
|
int memac_mdio_read(struct mii_dev *bus, int port_addr, int dev_addr,
|
|
|
|
int regnum);
|
2020-04-23 21:25:19 +08:00
|
|
|
int memac_mdio_reset(struct mii_dev *bus);
|
2011-04-08 15:10:54 +08:00
|
|
|
|
2020-07-16 18:09:11 +08:00
|
|
|
struct fsl_pq_mdio_data {
|
|
|
|
u32 mdio_regs_off;
|
|
|
|
};
|
|
|
|
|
2011-04-08 15:10:54 +08:00
|
|
|
struct fsl_pq_mdio_info {
|
2013-09-30 17:44:43 +08:00
|
|
|
struct tsec_mii_mng __iomem *regs;
|
2011-04-08 15:10:54 +08:00
|
|
|
char *name;
|
|
|
|
};
|
2020-06-26 14:13:33 +08:00
|
|
|
int fsl_pq_mdio_init(struct bd_info *bis, struct fsl_pq_mdio_info *info);
|
2011-04-08 15:10:54 +08:00
|
|
|
|
|
|
|
#endif /* __FSL_PHY_H__ */
|