2013-02-21 20:31:27 +08:00
|
|
|
#include "skeleton.dtsi"
|
2012-12-11 21:34:16 +08:00
|
|
|
|
|
|
|
/ {
|
|
|
|
compatible = "nvidia,tegra30";
|
2012-12-22 06:59:15 +08:00
|
|
|
|
2013-02-21 21:33:23 +08:00
|
|
|
tegra_car: clock {
|
|
|
|
compatible = "nvidia,tegra30-car";
|
2012-12-22 06:59:15 +08:00
|
|
|
reg = <0x60006000 0x1000>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
};
|
|
|
|
|
2013-01-12 07:07:04 +08:00
|
|
|
apbdma: dma {
|
|
|
|
compatible = "nvidia,tegra30-apbdma", "nvidia,tegra20-apbdma";
|
|
|
|
reg = <0x6000a000 0x1400>;
|
|
|
|
interrupts = <0 104 0x04
|
|
|
|
0 105 0x04
|
|
|
|
0 106 0x04
|
|
|
|
0 107 0x04
|
|
|
|
0 108 0x04
|
|
|
|
0 109 0x04
|
|
|
|
0 110 0x04
|
|
|
|
0 111 0x04
|
|
|
|
0 112 0x04
|
|
|
|
0 113 0x04
|
|
|
|
0 114 0x04
|
|
|
|
0 115 0x04
|
|
|
|
0 116 0x04
|
|
|
|
0 117 0x04
|
|
|
|
0 118 0x04
|
|
|
|
0 119 0x04
|
|
|
|
0 128 0x04
|
|
|
|
0 129 0x04
|
|
|
|
0 130 0x04
|
|
|
|
0 131 0x04
|
|
|
|
0 132 0x04
|
|
|
|
0 133 0x04
|
|
|
|
0 134 0x04
|
|
|
|
0 135 0x04
|
|
|
|
0 136 0x04
|
|
|
|
0 137 0x04
|
|
|
|
0 138 0x04
|
|
|
|
0 139 0x04
|
|
|
|
0 140 0x04
|
|
|
|
0 141 0x04
|
|
|
|
0 142 0x04
|
|
|
|
0 143 0x04>;
|
2013-02-21 21:33:23 +08:00
|
|
|
clocks = <&tegra_car 34>;
|
|
|
|
};
|
|
|
|
|
|
|
|
gpio: gpio {
|
|
|
|
compatible = "nvidia,tegra30-gpio";
|
|
|
|
reg = <0x6000d000 0x1000>;
|
|
|
|
interrupts = <0 32 0x04
|
|
|
|
0 33 0x04
|
|
|
|
0 34 0x04
|
|
|
|
0 35 0x04
|
|
|
|
0 55 0x04
|
|
|
|
0 87 0x04
|
|
|
|
0 89 0x04
|
|
|
|
0 125 0x04>;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-controller;
|
2013-01-12 07:07:04 +08:00
|
|
|
};
|
|
|
|
|
2012-12-22 06:59:15 +08:00
|
|
|
i2c@7000c000 {
|
2013-02-21 21:33:23 +08:00
|
|
|
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
|
|
|
|
reg = <0x7000c000 0x100>;
|
|
|
|
interrupts = <0 38 0x04>;
|
2012-12-22 06:59:15 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2013-02-21 21:33:23 +08:00
|
|
|
clocks = <&tegra_car 12>, <&tegra_car 182>;
|
|
|
|
clock-names = "div-clk", "fast-clk";
|
|
|
|
status = "disabled";
|
2012-12-22 06:59:15 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
i2c@7000c400 {
|
2013-02-21 21:33:23 +08:00
|
|
|
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
|
|
|
|
reg = <0x7000c400 0x100>;
|
|
|
|
interrupts = <0 84 0x04>;
|
2012-12-22 06:59:15 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2013-02-21 21:33:23 +08:00
|
|
|
clocks = <&tegra_car 54>, <&tegra_car 182>;
|
|
|
|
clock-names = "div-clk", "fast-clk";
|
|
|
|
status = "disabled";
|
2012-12-22 06:59:15 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
i2c@7000c500 {
|
2013-02-21 21:33:23 +08:00
|
|
|
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
|
|
|
|
reg = <0x7000c500 0x100>;
|
|
|
|
interrupts = <0 92 0x04>;
|
2012-12-22 06:59:15 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2013-02-21 21:33:23 +08:00
|
|
|
clocks = <&tegra_car 67>, <&tegra_car 182>;
|
|
|
|
clock-names = "div-clk", "fast-clk";
|
|
|
|
status = "disabled";
|
2012-12-22 06:59:15 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
i2c@7000c700 {
|
2013-02-21 21:33:23 +08:00
|
|
|
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
|
|
|
|
reg = <0x7000c700 0x100>;
|
|
|
|
interrupts = <0 120 0x04>;
|
2012-12-22 06:59:15 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2013-02-21 21:33:23 +08:00
|
|
|
clocks = <&tegra_car 103>, <&tegra_car 182>;
|
|
|
|
clock-names = "div-clk", "fast-clk";
|
|
|
|
status = "disabled";
|
2012-12-22 06:59:15 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
i2c@7000d000 {
|
2013-02-21 21:33:23 +08:00
|
|
|
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
|
|
|
|
reg = <0x7000d000 0x100>;
|
|
|
|
interrupts = <0 53 0x04>;
|
2012-12-22 06:59:15 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2013-02-21 21:33:23 +08:00
|
|
|
clocks = <&tegra_car 47>, <&tegra_car 182>;
|
|
|
|
clock-names = "div-clk", "fast-clk";
|
|
|
|
status = "disabled";
|
2012-12-22 06:59:15 +08:00
|
|
|
};
|
2013-01-29 21:51:26 +08:00
|
|
|
|
|
|
|
spi@7000d400 {
|
|
|
|
compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink";
|
|
|
|
reg = <0x7000d400 0x200>;
|
|
|
|
interrupts = <0 59 0x04>;
|
|
|
|
nvidia,dma-request-selector = <&apbdma 15>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car 41>;
|
2013-02-21 21:33:23 +08:00
|
|
|
status = "disabled";
|
2013-01-29 21:51:26 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
spi@7000d600 {
|
|
|
|
compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink";
|
|
|
|
reg = <0x7000d600 0x200>;
|
|
|
|
interrupts = <0 82 0x04>;
|
|
|
|
nvidia,dma-request-selector = <&apbdma 16>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car 44>;
|
2013-02-21 21:33:23 +08:00
|
|
|
status = "disabled";
|
2013-01-29 21:51:26 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
spi@7000d800 {
|
|
|
|
compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink";
|
|
|
|
reg = <0x7000d480 0x200>;
|
|
|
|
interrupts = <0 83 0x04>;
|
|
|
|
nvidia,dma-request-selector = <&apbdma 17>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car 46>;
|
2013-02-21 21:33:23 +08:00
|
|
|
status = "disabled";
|
2013-01-29 21:51:26 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
spi@7000da00 {
|
|
|
|
compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink";
|
|
|
|
reg = <0x7000da00 0x200>;
|
|
|
|
interrupts = <0 93 0x04>;
|
|
|
|
nvidia,dma-request-selector = <&apbdma 18>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car 68>;
|
2013-02-21 21:33:23 +08:00
|
|
|
status = "disabled";
|
2013-01-29 21:51:26 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
spi@7000dc00 {
|
|
|
|
compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink";
|
|
|
|
reg = <0x7000dc00 0x200>;
|
|
|
|
interrupts = <0 94 0x04>;
|
|
|
|
nvidia,dma-request-selector = <&apbdma 27>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car 104>;
|
2013-02-21 21:33:23 +08:00
|
|
|
status = "disabled";
|
2013-01-29 21:51:26 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
spi@7000de00 {
|
|
|
|
compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink";
|
|
|
|
reg = <0x7000de00 0x200>;
|
|
|
|
interrupts = <0 79 0x04>;
|
|
|
|
nvidia,dma-request-selector = <&apbdma 28>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car 105>;
|
2013-02-21 21:33:23 +08:00
|
|
|
status = "disabled";
|
2013-01-29 21:51:26 +08:00
|
|
|
};
|
2013-02-27 02:14:17 +08:00
|
|
|
|
|
|
|
sdhci@78000000 {
|
|
|
|
compatible = "nvidia,tegra30-sdhci";
|
|
|
|
reg = <0x78000000 0x200>;
|
|
|
|
interrupts = <0 14 0x04>;
|
|
|
|
clocks = <&tegra_car 14>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
sdhci@78000200 {
|
|
|
|
compatible = "nvidia,tegra30-sdhci";
|
|
|
|
reg = <0x78000200 0x200>;
|
|
|
|
interrupts = <0 15 0x04>;
|
|
|
|
clocks = <&tegra_car 9>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
sdhci@78000400 {
|
|
|
|
compatible = "nvidia,tegra30-sdhci";
|
|
|
|
reg = <0x78000400 0x200>;
|
|
|
|
interrupts = <0 19 0x04>;
|
|
|
|
clocks = <&tegra_car 69>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
sdhci@78000600 {
|
|
|
|
compatible = "nvidia,tegra30-sdhci";
|
|
|
|
reg = <0x78000600 0x200>;
|
|
|
|
interrupts = <0 31 0x04>;
|
|
|
|
clocks = <&tegra_car 15>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-12-11 21:34:16 +08:00
|
|
|
};
|