2015-10-28 18:46:35 +08:00
|
|
|
CONFIG_PPC=y
|
2018-02-04 01:10:38 +08:00
|
|
|
CONFIG_SYS_TEXT_BASE=0xFE000000
|
2019-11-19 09:02:10 +08:00
|
|
|
CONFIG_ENV_SIZE=0x2000
|
|
|
|
CONFIG_ENV_SECT_SIZE=0x10000
|
2016-07-29 18:01:47 +08:00
|
|
|
CONFIG_IDENT_STRING=" hrcon dh 0.01"
|
2019-01-21 16:17:53 +08:00
|
|
|
CONFIG_SYS_CLK_FREQ=33333333
|
2015-10-28 18:46:35 +08:00
|
|
|
CONFIG_MPC83xx=y
|
|
|
|
CONFIG_TARGET_HRCON=y
|
2019-01-21 16:17:54 +08:00
|
|
|
CONFIG_SYSTEM_PLL_VCO_DIV_2=y
|
|
|
|
CONFIG_SYSTEM_PLL_FACTOR_4_1=y
|
|
|
|
CONFIG_CORE_PLL_RATIO_3_1=y
|
|
|
|
CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
|
|
|
|
CONFIG_TSEC1_MODE_RGMII=y
|
|
|
|
CONFIG_TSEC2_MODE_RGMII=y
|
2019-01-21 16:17:57 +08:00
|
|
|
CONFIG_BAT0=y
|
|
|
|
CONFIG_BAT0_NAME="DDR"
|
|
|
|
CONFIG_BAT0_BASE=0x00000000
|
|
|
|
CONFIG_BAT0_LENGTH_128_MBYTES=y
|
|
|
|
CONFIG_BAT0_ACCESS_RW=y
|
|
|
|
CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT0_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT1=y
|
|
|
|
CONFIG_BAT1_NAME="IMMRBAR"
|
|
|
|
CONFIG_BAT1_BASE=0xE0000000
|
|
|
|
CONFIG_BAT1_LENGTH_8_MBYTES=y
|
|
|
|
CONFIG_BAT1_ACCESS_RW=y
|
|
|
|
CONFIG_BAT1_ICACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT1_ICACHE_GUARDED=y
|
|
|
|
CONFIG_BAT1_DCACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT1_DCACHE_GUARDED=y
|
|
|
|
CONFIG_BAT1_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT2=y
|
|
|
|
CONFIG_BAT2_NAME="FLASH"
|
|
|
|
CONFIG_BAT2_BASE=0xFE000000
|
|
|
|
CONFIG_BAT2_LENGTH_8_MBYTES=y
|
|
|
|
CONFIG_BAT2_ACCESS_RW=y
|
|
|
|
CONFIG_BAT2_ICACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT2_DCACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT2_DCACHE_GUARDED=y
|
|
|
|
CONFIG_BAT2_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT3=y
|
|
|
|
CONFIG_BAT3_NAME="STACK_IN_DCACHE"
|
|
|
|
CONFIG_BAT3_BASE=0xE6000000
|
|
|
|
CONFIG_BAT3_ACCESS_RW=y
|
|
|
|
CONFIG_BAT3_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
|
2019-01-21 16:17:58 +08:00
|
|
|
CONFIG_LBLAW0=y
|
|
|
|
CONFIG_LBLAW0_BASE=0xFE000000
|
|
|
|
CONFIG_LBLAW0_NAME="FLASH"
|
|
|
|
CONFIG_LBLAW0_LENGTH_8_MBYTES=y
|
|
|
|
CONFIG_LBLAW1=y
|
|
|
|
CONFIG_LBLAW1_BASE=0xE0600000
|
|
|
|
CONFIG_LBLAW1_NAME="FPGA0"
|
|
|
|
CONFIG_LBLAW1_LENGTH_1_MBYTES=y
|
2019-05-27 02:45:25 +08:00
|
|
|
CONFIG_ELBC_BR0_OR0=y
|
|
|
|
CONFIG_BR0_OR0_NAME="FLASH"
|
|
|
|
CONFIG_BR0_OR0_BASE=0xFE000000
|
|
|
|
CONFIG_BR0_PORTSIZE_16BIT=y
|
|
|
|
CONFIG_OR0_AM_8_MBYTES=y
|
|
|
|
CONFIG_OR0_XAM_SET=y
|
|
|
|
CONFIG_OR0_SCY_15=y
|
|
|
|
CONFIG_OR0_CSNT_EARLIER=y
|
|
|
|
CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
|
|
|
|
CONFIG_OR0_XACS_EXTENDED=y
|
|
|
|
CONFIG_OR0_TRLX_RELAXED=y
|
|
|
|
CONFIG_OR0_EHTR_8_CYCLE=y
|
|
|
|
CONFIG_ELBC_BR1_OR1=y
|
|
|
|
CONFIG_BR1_OR1_NAME="FPGA"
|
|
|
|
CONFIG_BR1_OR1_BASE=0xE0600000
|
|
|
|
CONFIG_BR1_PORTSIZE_16BIT=y
|
|
|
|
CONFIG_OR1_AM_1_MBYTES=y
|
|
|
|
CONFIG_OR1_XAM_SET=y
|
|
|
|
CONFIG_OR1_SCY_15=y
|
|
|
|
CONFIG_OR1_CSNT_EARLIER=y
|
|
|
|
CONFIG_OR1_ACS_HALF_CYCLE_EARLIER=y
|
|
|
|
CONFIG_OR1_XACS_EXTENDED=y
|
|
|
|
CONFIG_OR1_TRLX_RELAXED=y
|
|
|
|
CONFIG_OR1_EHTR_8_CYCLE=y
|
2019-01-21 16:18:09 +08:00
|
|
|
CONFIG_HID0_FINAL_EMCP=y
|
|
|
|
CONFIG_HID0_FINAL_DPM=y
|
|
|
|
CONFIG_HID0_FINAL_ICE=y
|
|
|
|
CONFIG_HID2_HBE=y
|
2019-01-21 16:18:11 +08:00
|
|
|
CONFIG_SICR_ETSEC1_A_TSEC_GTX_CLK125=y
|
|
|
|
CONFIG_SICR_IEEE1588_A_GPIO=y
|
|
|
|
CONFIG_SICR_GTM_GPIO=y
|
|
|
|
CONFIG_SICR_ETSEC2_GPIO=y
|
|
|
|
CONFIG_SICR_GPIOSEL_IEEE1588=y
|
|
|
|
CONFIG_SICR_TMSOBI1_2_5_V=y
|
|
|
|
CONFIG_SICR_TMSOBI2_2_5_V=y
|
2019-01-21 16:18:12 +08:00
|
|
|
CONFIG_ACR_PIPE_DEP_4=y
|
|
|
|
CONFIG_ACR_RPTCNT_4=y
|
2019-01-21 16:18:13 +08:00
|
|
|
CONFIG_SPCR_TSECEP_3=y
|
2019-05-27 02:45:25 +08:00
|
|
|
CONFIG_LCRR_DBYP_PLL_BYPASSED=y
|
|
|
|
CONFIG_LCRR_CLKDIV_2=y
|
2017-05-17 17:25:35 +08:00
|
|
|
CONFIG_CMD_IOLOOP=y
|
2016-02-23 13:55:43 +08:00
|
|
|
CONFIG_FIT=y
|
|
|
|
CONFIG_FIT_VERBOSE=y
|
|
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
2015-11-19 21:48:14 +08:00
|
|
|
CONFIG_SYS_EXTRA_OPTIONS="HRCON_DH"
|
2016-06-07 14:31:14 +08:00
|
|
|
CONFIG_BOOTDELAY=5
|
2019-07-21 10:51:14 +08:00
|
|
|
CONFIG_USE_PREBOOT=y
|
2016-10-18 10:13:00 +08:00
|
|
|
CONFIG_SYS_CONSOLE_INFO_QUIET=y
|
2016-10-12 09:33:46 +08:00
|
|
|
# CONFIG_DISPLAY_BOARDINFO is not set
|
2017-01-24 04:31:20 +08:00
|
|
|
CONFIG_BOARD_EARLY_INIT_F=y
|
2018-03-28 20:38:15 +08:00
|
|
|
CONFIG_BOARD_EARLY_INIT_R=y
|
2018-03-28 20:38:16 +08:00
|
|
|
CONFIG_LAST_STAGE_INIT=y
|
2016-04-22 09:37:19 +08:00
|
|
|
CONFIG_HUSH_PARSER=y
|
2017-10-09 02:48:01 +08:00
|
|
|
CONFIG_CMD_IMLS=y
|
2017-05-17 17:25:20 +08:00
|
|
|
CONFIG_CMD_FPGAD=y
|
2017-08-15 07:58:53 +08:00
|
|
|
CONFIG_CMD_I2C=y
|
|
|
|
CONFIG_CMD_MMC=y
|
2017-08-05 06:34:34 +08:00
|
|
|
CONFIG_CMD_PCI=y
|
2016-04-25 05:29:26 +08:00
|
|
|
CONFIG_CMD_MII=y
|
2016-04-23 04:41:25 +08:00
|
|
|
CONFIG_CMD_PING=y
|
2016-04-25 05:29:26 +08:00
|
|
|
CONFIG_CMD_EXT2=y
|
2017-01-27 18:00:37 +08:00
|
|
|
CONFIG_DOS_PARTITION=y
|
2019-11-11 00:28:03 +08:00
|
|
|
CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
|
2019-11-19 09:02:10 +08:00
|
|
|
CONFIG_ENV_ADDR=0xFE060000
|
|
|
|
CONFIG_ENV_ADDR_REDUND=0xFE070000
|
2018-03-28 20:38:19 +08:00
|
|
|
CONFIG_FSL_ESDHC=y
|
2017-02-11 21:43:54 +08:00
|
|
|
CONFIG_MTD_NOR_FLASH=y
|
2018-10-15 04:10:50 +08:00
|
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
|
|
CONFIG_SYS_FLASH_PROTECTION=y
|
|
|
|
CONFIG_SYS_FLASH_CFI=y
|
2018-04-27 20:52:21 +08:00
|
|
|
CONFIG_PHY_MARVELL=y
|
2018-07-21 12:03:57 +08:00
|
|
|
CONFIG_MII=y
|
2018-03-28 20:38:18 +08:00
|
|
|
CONFIG_TSEC_ENET=y
|
2018-03-07 08:02:27 +08:00
|
|
|
CONFIG_CONS_INDEX=2
|
2015-11-19 21:48:14 +08:00
|
|
|
CONFIG_SYS_NS16550=y
|
2016-02-23 13:55:42 +08:00
|
|
|
CONFIG_OF_LIBFDT=y
|