2015-01-14 06:24:05 +08:00
|
|
|
CONFIG_ARM=y
|
|
|
|
CONFIG_ARCH_SUNXI=y
|
|
|
|
CONFIG_MACH_SUN9I=y
|
sunxi: Enable SPL support for A80 Optimus board
The A80 Optimus Board was launched with the Allwinner A80 SoC.
It was jointly developed by Allwinner and Merrii.
This board has a UART port, a JTAG connector, 2 USB host ports, a USB
3.0 OTG connector, an HDMI output, a micro SD slot, 16G eMMC flash,
2G DRAM, a camera sensor interface, a WiFi/BT combo chip, a headphone
jack, IR receiver, and additional GPIO headers.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
[hdegoede@redhat.com: update existing Merrii_A80_Optimus_defconfig
instead of adding a new defconfig]
Acked-by: Hans de Goede <hdegoede@redhat.com>
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
2016-10-28 18:21:37 +08:00
|
|
|
CONFIG_DRAM_CLK=672
|
2015-06-23 05:15:29 +08:00
|
|
|
CONFIG_MMC0_CD_PIN="PH18"
|
sunxi: Enable SPL support for A80 Optimus board
The A80 Optimus Board was launched with the Allwinner A80 SoC.
It was jointly developed by Allwinner and Merrii.
This board has a UART port, a JTAG connector, 2 USB host ports, a USB
3.0 OTG connector, an HDMI output, a micro SD slot, 16G eMMC flash,
2G DRAM, a camera sensor interface, a WiFi/BT combo chip, a headphone
jack, IR receiver, and additional GPIO headers.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
[hdegoede@redhat.com: update existing Merrii_A80_Optimus_defconfig
instead of adding a new defconfig]
Acked-by: Hans de Goede <hdegoede@redhat.com>
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
2016-10-28 18:21:37 +08:00
|
|
|
CONFIG_MMC_SUNXI_SLOT_EXTRA=2
|
|
|
|
CONFIG_USB0_VBUS_PIN="AXP0-VBUS-ENABLE"
|
|
|
|
CONFIG_USB0_VBUS_DET="AXP0-VBUS-DETECT"
|
|
|
|
CONFIG_USB0_ID_DET="PH3"
|
|
|
|
CONFIG_USB1_VBUS_PIN="PH4"
|
|
|
|
CONFIG_USB3_VBUS_PIN="PH5"
|
|
|
|
CONFIG_AXP_GPIO=y
|
2015-06-23 05:15:29 +08:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="sun9i-a80-optimus"
|
sunxi: Enable SPL support for A80 Optimus board
The A80 Optimus Board was launched with the Allwinner A80 SoC.
It was jointly developed by Allwinner and Merrii.
This board has a UART port, a JTAG connector, 2 USB host ports, a USB
3.0 OTG connector, an HDMI output, a micro SD slot, 16G eMMC flash,
2G DRAM, a camera sensor interface, a WiFi/BT combo chip, a headphone
jack, IR receiver, and additional GPIO headers.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
[hdegoede@redhat.com: update existing Merrii_A80_Optimus_defconfig
instead of adding a new defconfig]
Acked-by: Hans de Goede <hdegoede@redhat.com>
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
2016-10-28 18:21:37 +08:00
|
|
|
CONFIG_SPL=y
|
2015-06-23 05:15:30 +08:00
|
|
|
# CONFIG_CMD_FLASH is not set
|
|
|
|
# CONFIG_CMD_FPGA is not set
|
2017-01-27 18:00:37 +08:00
|
|
|
# CONFIG_SPL_DOS_PARTITION is not set
|
2017-01-27 18:00:38 +08:00
|
|
|
# CONFIG_SPL_ISO_PARTITION is not set
|
2017-01-27 18:00:41 +08:00
|
|
|
# CONFIG_SPL_EFI_PARTITION is not set
|
sunxi: Enable SPL support for A80 Optimus board
The A80 Optimus Board was launched with the Allwinner A80 SoC.
It was jointly developed by Allwinner and Merrii.
This board has a UART port, a JTAG connector, 2 USB host ports, a USB
3.0 OTG connector, an HDMI output, a micro SD slot, 16G eMMC flash,
2G DRAM, a camera sensor interface, a WiFi/BT combo chip, a headphone
jack, IR receiver, and additional GPIO headers.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
[hdegoede@redhat.com: update existing Merrii_A80_Optimus_defconfig
instead of adding a new defconfig]
Acked-by: Hans de Goede <hdegoede@redhat.com>
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
2016-10-28 18:21:37 +08:00
|
|
|
CONFIG_AXP809_POWER=y
|
2017-08-26 05:50:26 +08:00
|
|
|
CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE=y
|