2018-05-07 05:58:06 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2016-01-13 18:55:37 +08:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2015 Xilinx, Inc,
|
|
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _ZYNQMPPL_H_
|
|
|
|
#define _ZYNQMPPL_H_
|
|
|
|
|
|
|
|
#include <xilinx.h>
|
2020-05-11 01:40:13 +08:00
|
|
|
#include <linux/bitops.h>
|
2016-01-13 18:55:37 +08:00
|
|
|
|
|
|
|
#define ZYNQMP_FPGA_OP_INIT (1 << 0)
|
|
|
|
#define ZYNQMP_FPGA_OP_LOAD (1 << 1)
|
|
|
|
#define ZYNQMP_FPGA_OP_DONE (1 << 2)
|
|
|
|
|
2018-05-31 17:40:23 +08:00
|
|
|
#define ZYNQMP_FPGA_FLAG_AUTHENTICATED BIT(2)
|
|
|
|
#define ZYNQMP_FPGA_FLAG_ENCRYPTED BIT(3)
|
|
|
|
|
2016-09-30 02:44:41 +08:00
|
|
|
#define ZYNQMP_CSU_IDCODE_DEVICE_CODE_SHIFT 15
|
|
|
|
#define ZYNQMP_CSU_IDCODE_DEVICE_CODE_MASK (0xf << \
|
|
|
|
ZYNQMP_CSU_IDCODE_DEVICE_CODE_SHIFT)
|
|
|
|
#define ZYNQMP_CSU_IDCODE_SVD_SHIFT 12
|
2017-06-28 21:40:32 +08:00
|
|
|
#define ZYNQMP_CSU_IDCODE_SVD_MASK (0x7 << ZYNQMP_CSU_IDCODE_SVD_SHIFT)
|
2016-09-30 02:44:41 +08:00
|
|
|
|
2016-01-13 18:55:37 +08:00
|
|
|
extern struct xilinx_fpga_op zynqmp_op;
|
|
|
|
|
|
|
|
#define XILINX_ZYNQMP_DESC \
|
|
|
|
{ xilinx_zynqmp, csu_dma, 1, &zynqmp_op, 0, &zynqmp_op }
|
|
|
|
|
|
|
|
#endif /* _ZYNQMPPL_H_ */
|